Embodiments described herein relate to optical interconnect modules, and more particularly to interconnects with polymer waveguides.
Cloud computing, enterprise networks, and data center networks continue to drive increased bandwidth demand of optical waveguides for metro and long haul wires, and rack-to-rack wires within data centers to 100 Gbps and beyond. Increased bandwidth demand has motivated overall high data transmission speed on entire optical systems.
Optical interconnect techniques continue to gain attention as potential solutions for high-speed data transmission between systems, and over a variety of distances. For example, optical interconnect solutions have been proposed for a variety of applications, such as between racks in a data center, between household consumer electronics, and between boards or chips within server systems. Optical interconnects are particularly suitable for adoption within transmitter and receiver systems.
In a conventional optical sub-assembly (OSA) design, a transmitter module incudes a transmission laser, a driver integrated circuit (IC), and a printed circuit board (PCB), while a receiver module includes a photodetector (PD), a trans-impedance amplifier (TIA), and a PCB. The optical path between the transmission laser (commonly a vertical cavity surface emitting laser (VCSEL)) and PD is typically an optical fiber, such as a fiber ribbon and optical waveguides. Complex beam routers including a focusing lens, prism, and fiber connector are used to precisely align the optical fiber with the optical path. Mechanical structures including screws, clips, alignment pins and structural housing are commonly used to secure and align the beam routers.
However, an optical interconnect typically requires coupling of fiber assembly and lasers which involves lens alignment, adding complexity and energy loss. A less complicated assembly technique is needed to improve efficiency and reduce cost.
An optical interconnect structure connecting a VCSEL laser to a multi-mode fiber ribbon cable with a 3D polymer waveguide is disclosed. In one embodiment in accordance with the disclosure, an optical interconnect apparatus comprises: an optical polymer waveguide extending in a first direction, including: a first core structure parallel to the first direction, a second core structure perpendicular to the first core structure, and a third core structure connects the first and second core structures like an elbow, which forms a surface having a 45 degree angle with the first direction; and a cladding structure surrounding the first core structure and the second core structure; the cladding structure comprises a first cladding layer comprising of a first polymer cladding material on one side of the first core structure and a second cladding layer comprising of a second polymer cladding material on another side of the first core structure; a flexible circuit structure arranged on the surface of the optical polymer waveguide; an active optical device, mounted on the flexible circuit structure, forms optical path with the second core structure; and an optical fiber cable forms optical path with the first core structure at a far end.
In one embodiment in accordance with the disclosure, the first, second and third core structures are made of a polymer core material and the cladding structure is made of a first and a second polymer cladding materials, the refractive index of the polymer core material is larger than a refractive index of the polymer cladding materials thereby providing total internal reflection along optical path.
In one embodiment in accordance with the disclosure, the active optical device is a vertical cavity surface emission laser (VCSEL) or a photo-detector.
In one embodiment in accordance with the disclosure, the cladding structure surrounds the 45 degree surface of the third core structure.
In one embodiment in accordance with the disclosure, the 45 degree surface of the third core structure is surrounded by air.
In another embodiment in accordance with the disclosure, a method of fabricating an optical polymer waveguide is disclosed, which comprises: providing a temporary substrate as a support; depositing a first polymer cladding layer on the temporary substrate; patterning the first polymer cladding layer into a horizontal trench and a 45 degree sloped side wall by applying multiple exposure techniques; depositing a first core layer on the first cladding layer and filling it into the horizontal trench and on the 45 degree side wall; planarizing the first core layer to remove excess first core layer from the top surface of the first polymer cladding layer; depositing a second cladding layer; patterning the second cladding layer to form a vertical cavity aligned with the 45 degree side wall; depositing a second core layer and filling the vertical cavity; planarizing the second core layer to remove excess of the second core layer from the second cladding layer; and removing the temporary substrate.
Having thus described some embodiments in general terms, reference will now be made to the accompanying drawings, which are not necessarily drawn to scale.
The present disclosure is further described below in combination with the drawings and embodiments. It should be understood that, the specific embodiments described herein are merely used to explain the present disclosure rather than limiting the present disclosure. In addition, it should be stated that, in order to facilitate the description, merely a part of structures related to the present disclosure rather than the whole structure are illustrated in the drawings.
In various embodiments, description is made with reference to figures. However, certain embodiments may be practiced without one or more of these specific details, or in combination with other known methods and configurations. In the following description, numerous specific details are set forth, such as specific configurations, dimensions and processes, etc., in order to provide a thorough understanding of the embodiments. In other instances, well-known semiconductor processes and manufacturing techniques have not been described in particular detail in order to not unnecessarily obscure the embodiments. Reference throughout this specification to “one embodiment” means that a particular feature, structure, configuration, or characteristic described in connection with the embodiment is included in at least one embodiment. Thus, the appearances of the phrase “in one embodiment” in various places throughout this specification are not necessarily referring to the same embodiment. Furthermore, the particular features, structures, configurations, or characteristics may be combined in any suitable manner in one or more embodiments.
The terms “above”, “over”, “to”, “between”, and “on” as used herein may refer to a relative position of one layer with respect to other layers. One layer “above”, “over”, or “on” another layer or bonded “to” or in “contact” with another layer may be directly in contact with the other layer or may have one or more intervening layers. One layer “between” layers may be directly in contact with the layers or may have one or more intervening layers.
Optical interconnect is a means of communication by optical fiber cables. Compared to traditional cables, optical fibers are capable of a much higher bandwidth, from 10 Gbit/s up to 100 Gbit/s. (is this number correct?)
Embodiments disclosed below describe optical interconnects and application platforms. In one aspect, the optical interconnects and platforms in accordance with embodiments may be assembled without the optical lenses and fiber ribbons commonly utilized in conventional optical interconnect assemblies. In addition, assembly time can be reduced compared to conventional techniques through use of semiconductor process technologies for the formation of transmission lines and flip chip integration of the active devices such as the driver IC chip, laser, PD, and receiver (e.g. TIA) chip. In addition, the fabrication techniques may allow for improved RF performance of the electrical signals and increased data rates of the optical interconnects. The embodiments illustrated below may be integrated as an optical interconnect incorporating a FPC. (is this correct?)interconnect In particular, the embodiment may be utilized to improve optical coupling with the VCSEL/PD by monolithically integrating a 3D polymer waveguide within a FPC. The polymer-based 3D optical waveguides terminated with 45 degree reflectors may be adopted to simplify the optical configuration of the module without fiber assembly and lens alignment.
In an embodiment, a multi-channel 3D polymer optical waveguide includes vertically-bending cores close to 45 degree reflectors. Such a configuration may allow the optical paths to transmit optical signals from the VCSELs to fiber arrays as well as to receive optical signals from the fiber arrays to PD arrays.
Referring now to
In accordance with embodiments, multi-channel polymer waveguides terminated with 45 degree reflectors are designed as optical paths to transmit optical signals from the vertical cavity surface emitting lasers (VCSELs) 121 to fiber arrays 128, as well as to receive optical signals from fiber arrays to photodiode (PD) arrays. The polymer-based optical waveguide terminated with 45 degree reflectors may simplify the optical configuration of the module without fiber assembly.
In a close-up cross-sectional side view illustration as in
As shown in
The vertical-cavity surface-emitting laser, or VCSEL is a type of semiconductor laser diode with laser beam emission perpendicular from the top surface, contrary to conventional edge-emitting semiconductor lasers (also in-plane lasers) which emit from surfaces formed by cleaving the individual chip out of a wafer. Vertical cavity self-emitting laser or VCSEL laser emitting light at wavelengths from 650 nm to 1300 nm are typically based on gallium arsenide (GaAs) wafers with diffraction Bragg reflectors (DBRs) formed from GaAs and aluminum gallium arsenide (AlxGa(1-x)As).
There are now two main methods of restricting the current in a VCSEL characterized by two types of VCSELs: ion-implanted VCSELs and Oxide VCSELs. An additional adhesive layer, such as a polyimide layer or a non-conductive film (NCF), may also be applied to enhance adhesion of the components. The high speed electrical traces, including the RF devices 226, are designed on the waveguide surface to connect the driver IC and VCSEL arrays as well as to connect trans-impedance amplifier (TIA) arrays. Typically a VCSEL array has four VCSEL lasers integrated in a row.
In accordance with an embodiment, the data rate of the optical engine can be operated at 25 Giga-bits per second (Gbps) per channel, and can be extended to higher data rates such as 50 Gbps per channel. VCSEL applications include fiber optic communications, precision sensing, computer mice and laser printers. Recent developments of tunable VCSELs with micromechanically (MEMS) movable mirrors have expanded their applications in particular into tunable.
The circuitry system 421 includes: one or more VCSELs or one or more PDs (in case of a receiver) 423, a VCSEL driver chip or a PD receiver (e.g. TIA) chip 427, a controller 429, a RF chip 426, and their connections (e.g. flip chip) to the pads 428 through the electric transmission lines such as 4231, 4261, 4262, 4271, and 4281. There is an insulating layer covering the board 400 (not shown). The insulation layer can be made of organic materials such as polyimide. The patterns of high-speed electric transmission lines, bond pads, and solder bumps are then formed on the insulation layer. The laser VCSEL 423 is mounted over the vertical cladding area 422b and vertical core area 424b of the polymer waveguide that is directly over a 45 degree slanted edge. The VCSEL emission surface is aligned and interfaced with the top surface of the vertical core 424b.
In case a photodetector is needed at the other end of the polymer waveguide, the photodetector may be mounted directly over another 45 degree slanted edge of the waveguide similarly constructed as the front end, the second FPC-based electronic circuitry board is not included in the figures because of its similarity as the system in
Also referring to
The fabrication sequence may include first step 502, depositing a first polymer cladding layer on a temporary substrate, using a suitable technique such as spin coating or spray coating. In a first patterning process 504, horizontal trenches along the axis of the polymer waveguide are wet/dry etched into the first polymer cladding layer. In accordance with embodiments, the horizontal trench may optionally include a sloped 45 degree sidewall, such that the trench opening that will be closest to the VCSEL/PD is larger than the opening that connects with the core trench layer. The 45 degree sidewalls will be used as the 45 degree reflectors. Another way of forming the 45 degree sidewall can be achieved by having multiple lithographic exposures on the sidewall side in a separate step from forming the horizontal trench in the last step. The two exposures apply two masks separately at the horizontal trench area and the 45 degree sidewall area. In the making of the slanted sidewalls, multiple exposures with varying mask openings can be applied. In the next step 506, the polymer core layer is then deposited on the first cladding layer, filling the horizontal trenches and the 45 degree sidewalls cavities, followed by step 508, removing the excess core material outside the core trenches and cavities using a planarization technique such as the chemical mechanical polishing (CMP) or a selective wet/dry etch. In the next step 510 the second cladding layer is deposited over the planarized surface. A second patterning process 512 in the second cladding layer is performed to form a vertical cavity aligned with each 45 degree side wall reflector to form an optical path with the horizontal waveguide. The next step 514, filling the vertical cavity with core material. Another planarization process 516 is then applied to remove the excess core material outside the vertical cavities and provide a flat and clean surface to be the interface between the vertical waveguide and the active optical device exit plane. Like in the previous removal step 508, a planarization technique such as the chemical mechanical polishing (CMP) or a selective wet/dry etch can be applied to flatten the surface and remove excess core material. When the waveguides are fabricated, perform step 518 to disengage the temporary substrate if necessary. The temporary substrate can be a silicon wafer, a glass plate, or another form-factor which provides support during process. However, embodiments are not limited to this particular sequence, and alternative fabrication sequences are envisioned.
In utilizing the various aspects of the embodiments, it would become apparent to one skilled in the art that combinations or variations of the above embodiments are possible for fabricating optical interconnects. Although the embodiments have been described in language specific to structural features and/or methodological acts, it is to be understood that the appended claims are not necessarily limited to the specific features or acts described. The specific features and acts disclosed are instead to be understood as embodiments of the claims useful for illustration.
This application claims the benefit of U.S. Provisional Patent Applications No. 62/508,940, titled “OPTICAL COUPLING STRUCTURE” filed May 19, 2017, and No. 62/509,892, titled “OPTICAL INTERCONNECT MODULES” filed May 23, 2017, which are incorporated by reference herein in their entirety.
Number | Name | Date | Kind |
---|---|---|---|
5282080 | Scifres et al. | Jan 1994 | A |
5416861 | Koh et al. | May 1995 | A |
5446814 | Kuo et al. | Aug 1995 | A |
5485021 | Abe | Jan 1996 | A |
5956603 | Talwar et al. | Sep 1999 | A |
6036956 | Jacob et al. | Mar 2000 | A |
6049639 | Paniccia et al. | Apr 2000 | A |
6052498 | Paniccia | Apr 2000 | A |
6243508 | Jewell et al. | Jun 2001 | B1 |
6330377 | Kosemura | Dec 2001 | B1 |
6393169 | Paniccia et al. | May 2002 | B1 |
6403393 | Adkisson et al. | Jun 2002 | B1 |
6456765 | Klocek et al. | Sep 2002 | B1 |
6549708 | Worchesky et al. | Apr 2003 | B2 |
6587605 | Paniccia et al. | Jul 2003 | B2 |
6603915 | Glebov et al. | Aug 2003 | B2 |
6731856 | Fujita et al. | May 2004 | B1 |
6845184 | Yoshimura et al. | Jan 2005 | B1 |
6996303 | Glebov et al. | Feb 2006 | B2 |
7218809 | Zhou et al. | May 2007 | B2 |
7266262 | Ogawa | Sep 2007 | B2 |
7529439 | Kim et al. | May 2009 | B2 |
7627204 | Deane | Dec 2009 | B1 |
8135248 | Hodono | Mar 2012 | B2 |
8368995 | Dallesasse et al. | Feb 2013 | B2 |
9036956 | Tseng et al. | May 2015 | B2 |
9086551 | Heroux | Jul 2015 | B2 |
9310575 | Matsuda | Apr 2016 | B2 |
9341797 | Nakagawa et al. | May 2016 | B2 |
9627851 | Zilkie | Apr 2017 | B1 |
9939593 | Miao et al. | Apr 2018 | B2 |
9964702 | Luo et al. | May 2018 | B1 |
20010031109 | Paniccia et al. | Oct 2001 | A1 |
20010038737 | Imada et al. | Nov 2001 | A1 |
20020018507 | Deacon | Feb 2002 | A1 |
20020028045 | Yoshimura | Mar 2002 | A1 |
20020036356 | Teshima | Mar 2002 | A1 |
20020114587 | Golwalkar et al. | Aug 2002 | A1 |
20030015770 | Talin et al. | Jan 2003 | A1 |
20030223673 | Garito et al. | Dec 2003 | A1 |
20040065843 | Schut et al. | Apr 2004 | A1 |
20040109654 | Feger et al. | Jun 2004 | A1 |
20040245538 | Wang et al. | Dec 2004 | A1 |
20040264837 | Ogawa | Dec 2004 | A1 |
20050031265 | Simon et al. | Feb 2005 | A1 |
20050041906 | Sugama et al. | Feb 2005 | A1 |
20050063636 | Joyner | Mar 2005 | A1 |
20050136574 | Shih et al. | Jun 2005 | A1 |
20050141808 | Cheben et al. | Jun 2005 | A1 |
20050185900 | Farr | Aug 2005 | A1 |
20050201707 | Glebov | Sep 2005 | A1 |
20060045418 | Cho et al. | Mar 2006 | A1 |
20070058976 | Tatum et al. | Mar 2007 | A1 |
20080031583 | Ohtsu | Feb 2008 | A1 |
20080037934 | Daikuhara et al. | Feb 2008 | A1 |
20080130125 | Goelles et al. | Jun 2008 | A1 |
20080265416 | Lee et al. | Oct 2008 | A1 |
20080279557 | Park et al. | Nov 2008 | A1 |
20080279566 | Miller et al. | Nov 2008 | A1 |
20090049964 | Yagyu et al. | Feb 2009 | A1 |
20090060526 | Matsui et al. | Mar 2009 | A1 |
20090072393 | Bachman | Mar 2009 | A1 |
20090202713 | Pitwon | Aug 2009 | A1 |
20090218519 | McLeod | Sep 2009 | A1 |
20100032853 | Naitou | Feb 2010 | A1 |
20100104290 | Nobuhara et al. | Apr 2010 | A1 |
20100213561 | Assefa et al. | Aug 2010 | A1 |
20100215313 | Matsuoka et al. | Aug 2010 | A1 |
20100226655 | Kim | Sep 2010 | A1 |
20110030778 | Takacs et al. | Feb 2011 | A1 |
20110133063 | Ji et al. | Jun 2011 | A1 |
20110229080 | Bulthuis et al. | Sep 2011 | A1 |
20120076454 | Shiraishi | Mar 2012 | A1 |
20120163821 | Kwon et al. | Jun 2012 | A1 |
20120177381 | Dobbelaere | Jul 2012 | A1 |
20120314990 | Pitwon et al. | Dec 2012 | A1 |
20130064494 | Bolle et al. | Mar 2013 | A1 |
20130182998 | Andry et al. | Jun 2013 | A1 |
20130195456 | Sorin et al. | Aug 2013 | A1 |
20130223789 | Lee | Aug 2013 | A1 |
20140112616 | Numata | Apr 2014 | A1 |
20140140657 | Shiraishi | May 2014 | A1 |
20140177995 | Mohammed et al. | Jun 2014 | A1 |
20140294342 | Offrein | Oct 2014 | A1 |
20140321804 | Thacker et al. | Oct 2014 | A1 |
20140355931 | Tummala et al. | Dec 2014 | A1 |
20150043919 | Handelman | Feb 2015 | A1 |
20150117824 | Wang et al. | Apr 2015 | A1 |
20150132002 | Krishnamurthy et al. | May 2015 | A1 |
20150168646 | Arai | Jun 2015 | A1 |
20150303649 | Weber | Oct 2015 | A1 |
20150333831 | Lai et al. | Nov 2015 | A1 |
20150362673 | Zheng et al. | Dec 2015 | A1 |
20150362676 | Murison et al. | Dec 2015 | A1 |
20160011414 | Joseph | Jan 2016 | A1 |
20160156999 | Liboiron-Ladouceur et al. | Jun 2016 | A1 |
20160178839 | Tsujita | Jun 2016 | A1 |
20160349451 | Shen et al. | Dec 2016 | A1 |
20170017042 | Menard et al. | Jan 2017 | A1 |
20170230117 | Li et al. | Aug 2017 | A1 |
20180149815 | Heroux et al. | May 2018 | A1 |
20180159627 | Fazal et al. | Jun 2018 | A1 |
20180288875 | Sasaki et al. | Oct 2018 | A1 |
20180335583 | Jou et al. | Nov 2018 | A1 |
20180335585 | Jou et al. | Nov 2018 | A1 |
20180335586 | Jou et al. | Nov 2018 | A1 |
20180335587 | Jou et al. | Nov 2018 | A1 |
20180335588 | Jou et al. | Nov 2018 | A1 |
20180335589 | Jou et al. | Nov 2018 | A1 |
20180335590 | Jou et al. | Nov 2018 | A1 |
20180337111 | Jou et al. | Nov 2018 | A1 |
20180337743 | Jou et al. | Nov 2018 | A1 |
Number | Date | Country |
---|---|---|
WO 2018213035 | Nov 2018 | WO |
WO 2018213036 | Nov 2018 | WO |
WO 2018213037 | Nov 2018 | WO |
WO 2018213038 | Nov 2018 | WO |
WO 2018213039 | Nov 2018 | WO |
WO 2018213040 | Nov 2018 | WO |
WO 2018213041 | Nov 2018 | WO |
WO 2018213042 | Nov 2018 | WO |
WO 2018213043 | Nov 2018 | WO |
WO 2018213044 | Nov 2018 | WO |
Entry |
---|
Chen et al., “Chip-Level 1 2 Optical Interconnects Using Polymer Vertical Splitter on Silieuri Substrate,” IEEE Photonlcs Journal, 6:1-9 (2014).[ Retrieved from the Internet on Jun. 29, 2018 <URL:https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=67. |
Shen et al., “Implementation of Chip-Level Optical Interconnect With Laser and Photodetector Using SOI-Based 3-D Guided-Wave Path”, IEEE Photonics Journal, 6:1-9, (2014). |
Shen et al., “Chip-Level Optical Interconnects Using Polymer Waveguides Integrated With Laser-PD on Silicon,” IEEE Photonics Technology Letters, (27):13, (2015). [Retrieved from the Internet on Mar. 7, 2018 <URL: https://ieeexplore.leee.org/abstract/docu. |
U.S. Appl. No. 15/963,440 Requirement for Restriction-Election dated Jul. 10, 2018. |
U.S. Appl. No. 15/963,780, Requirement for Restriction-Election dated Jul. 27, 2018. |
U.S. Appl. No. 15/964,889, Non-Final Office Action dated Jun. 27, 2018. |
WIPO Application No. PCT/US2018/031328, PCT International Search Report and Written Opinion of the International Searching Authority dated Jul. 26, 2018. |
WIPO Application No. PCT/US2018/031331, PCT International Search Report and Written Opinion of the International Searching Authority dated Jul. 26, 2018. |
WIPO Application No. PCT/US2018/031332, PCT International Search Report and Written Opinion of the International Searching Authority dated Jul. 26, 2018. |
WIPO Application No. PCT/US2018/031333, PCT International Search Report and Written Opinion of the International Searching Authority dated Jul. 26, 2018. |
WIPO Application No. PCT/US2018/031334, PCT International Search Report and Written Opinion of the International Searching Authority dated Jul. 26, 2018. |
WIPO Application No. PCT/US2018/031335, PCT International Search Report and Written Opinion of the International Searching Authority dated Sep. 12, 2018. |
WIPO Application No. PCT/US2018/031338, PCT International Search Report and Written Opinion of the International Searching Authority dated Jul. 31, 2018. |
WIPO Application No. PCT/US2018/031343, PCT International Search Report and Written Opinion of the International Searching Authority dated Jul. 31, 2018. |
WIPO Application No. PCT/US2018/031345, PCT International Search Report and Written Opinion of the International Searching Authority dated Jul. 26, 2018. |
Vlasov “Silicon CMOS-Integrated Nano-Photonics for Computer and Data Communications Beyond 100G,” IEEE Communications Magazine, 50(2):s67-s72, (2012). |
U.S. Appl. No. 15/963,440, Non-Final Office Action dated Dec. 19, 2018. |
U.S. Appl. No. 15/963,780, Non-Final Office Action dated Oct. 24, 2018. |
U.S. Appl. No. 15/964,889, Final Office Action dated Jan. 2, 2019. |
U.S. Appl. No. 15/965,213, Non-Final Office Action dated Jan. 14, 2019. |
U.S. Appl. No. 15/963,030, Non-Final Office Action dated Oct. 17, 2018. |
U.S. Appl. No. 15/963,665, Notice of Allowance dated Oct. 3, 2018. |
U.S. Appl. No. 15/963,030, Non-Final Office Action dated Oct. 17, 2017. |
U.S. Appl. No. 15/964,701, Non-Final Office Action dated Oct. 5, 2018. |
WIPO Application No. PCT/US2018/031336, PCT International Search Report and Written Opinion of the International Searching Authority dated Sep. 19, 2018. |
U.S. Appl. No. 15/964,889, Notice of Allowance dated Mar. 21, 2019. |
U.S. Appl. No. 15/963,014, Non-Final Office Action dated Mar. 29, 2019. |
U.S. Appl. No. 15/963,014, Notice of Allowance dated Jul. 2, 2019. |
U.S. Appl. No. 15/963,030, Final Office Action dated May 15, 2019. |
U.S. Appl. No. 15/963,030, Notice of Allowance dated Jul. 16, 2019. |
U.S. Appl. No. 15/963,440, Final Office Action dated Apr. 23, 2019. |
U.S. Appl. No. 15/963,440, Non-Final Office Action dated Jun. 6, 2019. |
U.S. Appl. No. 15/963,780, Non-Final Office Action dated Apr. 25, 2019. |
U.S. Appl. No. 15/963,780, Notice of Allowance dated Sep. 17, 2019. |
U.S. Appl. No. 15/963,815, Non-Final Office Action dated Jun. 17, 2019. |
U.S. Appl. No. 15/964,701, Final Office Action dated May 2, 2019. |
U.S. Appl. No. 15/964,701, Non-Final Office Action dated Jun. 14, 2019. |
U.S. Appl. No. 15/965,213, Notice of Allowance dated Jun. 5, 2019. |
U.S. Appl. No. 15/963,440, Final Office Action dated Oct. 3, 2019. |
U.S. Appl. No. 15/963,815, Final Office Action dated Oct. 7, 2019. |
U.S. Appl. No. 15/963,815, Notice of Allowance dated Oct. 29, 2019. |
Number | Date | Country | |
---|---|---|---|
20180335584 A1 | Nov 2018 | US |
Number | Date | Country | |
---|---|---|---|
62509892 | May 2017 | US | |
62508940 | May 2017 | US |