US Patent Application, Satyamurthy, et al., "Simulation corrected sensitivity," Serial No. 08/429,488, filed Apr. 10, 1996. |
US Patent Application, Blaauw, et al., "Element Sizing for Integrated Circuits," Serial No. 08/495,061, filed Jun. 26, 1995. |
US Patent Application, Blaauw et al., "A Logic Gate Size Optimization Process for an Inegrated Circuit Whereby Circuit Speed is Improved While Circuit Area is Optimized," Serial No. 08/390,210, filed Feb. 16, 1995. |
Lin, et al., "Cell Height Driven Transistor Sizing in a Cell Based Model Design", IEEE, pp. 425-429, 1994. |
Lee, et al., "A New Approach to Optimal Transistor Sizing in CMOS Digital Designs", IEEE,pp. 415-418, Jun. 1991. |
Matson, "Optimization of Digital MOS VLSI Circuits", Chapel Hill Conference on Very Large Scale Integration, pp. 109-126, 1985. |
Jouppi, "Timing Analysis for nMos VLSI", IEEE 20th Design Automation Conference, Paper 27.3, pp. 411-418, 1983. |
US Patent Application, Edwards, et al. "Power Optimization for Integrated Circuits," Serial No. 08/521,493, filed Aug. 30, 1995. |
US Patent Application, Dharchoudhury, et al., "Fast Semi-Analytical Timing Simulation of MOS Circuits," Serial No. 08/629,489, filed on Apr. 10, 1996. |