European Search Report for EP 91 11 6719. |
Midkiff et al., "Architectural Support for Interprocessor Communication . . . " Proc. of the 6th Annual Phoenix Conf. on Computers and Communications, Feb. 25-27, 1987, pp. 14-17. |
European Search Report for EP 91 30 4493. |
Ciepielewsik et al., "A Formal Model for Or-Parallel . . . ", Proc. of the IFIP 9th World Computer Congress (1983) pp. 299-305. |
Censier et al., "A New Solution to Coherence . . . ", IEEE Transaction on Computers, vol. c-27, No. 12 (Dec. 1978) pp. 1112-1118. |
Eggers et al., "Evaluating the Performance of Four . . . ", Proc. of the 16th Annual Int'l Symposium on Computer Archit. (1989) pp. 2-15. |
Gehringer et al., "The Cm* Hardware Architecture", Parallel Proc. the Cm* Experience, Digital Press, pp. 11-28, 432, 438. |
Goodman et al., "The Wisconsin Multicube: A New . . . ", Proc. of the 15th Annual Int'l Symposium on Computer Archit. (1988) pp. 422-431. |
Mizrahi et al., "Introducing Memory into the Switch . . . ", Proc. of the 16th Annual Int'l Symposium on Computer Archit. (1989) pp. 158-166. |
Pfister et al., "The IBM Research Parallel Processor . . . ", IEEE Proc. of the 1985 Int'l Conf. on Parallel Proc. (1985) pp. 764-771. |
Tabak, "Chapter 8 Bus-Oriented Systems", Multiprocessors, Prentice Hall (1990) pp. 92-102. |
Wilson, Sr. Editor, "Increased CPU Speed Drives Changes in Multiprocessor Cache and Bus Designs", Computer Desing, (Jun. 1987) p. 20. |
Ali et al., "Global Garbage Collection for Distributed . . . ", Int'l Jo. of Parallel Programming, vol. 15, No. 5 (1986) pp. 339-387. |
Lovett et al., Proceedings 1988 Int'l. Conf. on Parrell Proc., v. 1, Penn State Univ. Press (Conf. Aug. 15-19, 1988) pp. 303 et seg. |
Kai Li et al., Proceedings 1989 Int'l. Conf. on Parallel Processing, Penn State Univ. Press (Conf. Aug. 8-12 1989) p. 1-125 et seg. |
Papamarcos et al., Proc. of 11th Annual Symposium on Computer Architecture (Conf. Jun. 5-7 1984) pp. 348 et seg (IEEE). |
"High Performance/High Availability Interprocessor Communication Method," IBM Technical Disclosure Bulletin, vol. 31, No. 2, Jul. 1988, pp. 41-42. |
Schwartz, Telecommunications Network, "Introduction & Overview" pp. 1-20, "Layered Architectures in Data Networks" pp. 71-117. |
Haridi et al, "The Cache Coherence Protocol of the Data Diffusion Machine" pp. 1-18. |
Warren et al, "Data Diffusion Machine-A Scalable . . . ", Proceedings of the International Conference on Fifth . . . , 1988, pp. 943-952. |
Hagersten et al, "The Data Diffusion Machine and Its Data Coherency Protocols", Proceedings of the IFIP, pp. 127-148 (1990). |
Hagersten, "Some Issues on Cache-Only Memory Architecture," Scalable Shared Memory Multiprocessors. May 1990. p. 12. |