Permanently on transistor implemented using a double polysilicon layer CMOS process with buried contact

Abstract
A permanently-ON MOS transistor comprises silicon source and drain regions of a first conductivity type in a silicon well region of a second conductivity type. A silicon contact region of the first conductivity types is buried in the well region, said contact region contacting said source region and said drain region. A first gate insulating layer is selectively placed over the silicon source and drain regions. A second gate insulating layer is selectively placed over the first gate insulating layer and over the silicon contact region. A polysilicon gate region is placed over the second gate insulating layer.
Description




BACKGROUND OF THE INVENTION




1. Field of the Invention




The present invention relates to the prevention and/or inhibition of reverse engineering of digital integrated circuits, and more particularly to covertly turning a transistor permanently ON via a double-polysilicon layer CMOS process with buried interconnects and to an integrated circuit structure comprising the same.




2. Description of the Related Art




The design, development and manufacturing efforts pertaining to semiconductor integrated circuits involve the understanding of complex structures, processes and manufacturing techniques involving smaller and smaller electronic circuitry. Efforts to be able to achieve such understanding and establish successful design, development and production manufacturing of such integrated circuits involve many man-hours of highly skilled professionals and considerable expense.




On the other hand, to avoid costly man-hours and other significant expenses some developers resort to reverse engineering practices wherein existing devices are taken apart, probed and otherwise examined to determine the physical structures of the resultant integrated circuit under review for subsequent copying. This reverse engineering, which typically relies primarily on obtaining planar optical image of the circuit, in essence attempts to by-pass typical product development efforts and expenses by studying and copying a competitive product.




Various approaches have been developed in an attempt to thwart such reverse engineering efforts, particularly in the field of semiconductor integrated circuits.




For example, U.S. Pat. No. 5,866,933 in the name of the same inventors of the present application teaches how transistors in a CMOS circuit can be connected by hidden lines between the transistors, via modifying the P+ and N+ source/drain masks. These implanted interconnections are further used to make a 3-input AND and OR circuit look substantially the same.




Moreover, U.S. Pat. No. 5,783,846 in the name of the same inventors of the present application teaches a further modification in the source/drain implant masks so that the implanted connecting lines between transistors have a gap inserted, the length of which is approximately the length of the feature size of the CMOS technology being used. If the gap is “filled” with one kind of implant (depending on the implanted connecting line being P or N) the line conducts. But, if the gap is filled with the other kind of implant the line does not conduct. These gaps are called “channel blocks”. Thereby the reverse engineer must determine connectivity on the basis of resolving the n or p implant at the minimum feature size of the channel block. Moreover, transistor sizes and metal connection routings are modified, to eliminate keys by which the reverse engineer can find inputs, outputs, gate lines etc. as keys to the circuit functionality.




However, integrated circuits protected with the art taught and referenced above look different from standard integrated circuits produced with the same CMOS process. This gives the reverse engineer an indication that something in the circuit at hand is different.




SUMMARY OF THE INVENTION




Designing a circuit to appear as one function, but operate as another, is a good way to protect a circuit against reverse process engineering. The present invention applies to the following genre of CMOS fabrication processes. The process according to the present invention employs at least two polysilicon layers. Such is the case in virtually all CMOS processes that manufacture DRAMs and EEPROMs. Moreover, the process according to the present invention makes use of a buried contact process.




The process according to the present invention provides selected transistors within the integrated circuit that are permanently ON despite the fact that they will look to the reverse engineer as normally functioning transistors.




In this way, the present invention overcomes the problems of the prior art by making use of a buried contact technique to make permanently turned-ON transistors in a double polysilicon CMOS process. In particular, as further disclosed in the present invention, both polysilicon layers can be deposited before source and drain implants.




A buried contact is a known structure in integrated circuit fabrication technology, firstly developed in the late 70's with nMOS circuits. A buried contact provides a direct connection between polysilicon, normally the gate of a MOS transistor, and the source/drain region of a MOS transistor. To create buried contacts, contact openings are masked and etched after gate oxide growth and before deposition and patterning of polysilicon. In this way the polysilicon over the source and/or drain regions can make direct contact to the source and/or drain regions by means of the buried contact openings. See for example S. M. Sze, VLSI Technology, McGraw-Hill, pages 461-478.




The present invention makes use of buried contacts to create permanently ON transistors that look identical to normal transistors. As a result, circuits can be designed to appear as performing one function but in fact perform another. Neither the ON transistors nor the other transistors require that polysilicon be deposited after source and drain implantation, as required by the prior art.




This also means that the present invention, which can be used with the art referenced above, or by itself, does not change the overall appearance of the integrated circuit. That is because the turning of the transistor permanently ON is accomplished in a covert manner.




According to a first aspect of the present invention, a permanently-ON MOS transistor is provided, comprising: a silicon source region of a first conductivity type; a silicon drain region of the first conductivity type; a silicon well region of a second conductivity type, in which said source region and drain region are buried; a silicon contact region of the first conductivity type, buried in the well region, said contact region contacting said source region and said drain region; a first gate insulating layer selectively placed over the silicon source region and the silicon drain region; a second gate insulating layer selectively placed over the first gate insulating layer and over the silicon contact region; and a polysilicon gate region placed over the second gate insulating layer.




According to a second aspect of the present invention, an integrated circuit structure for MOS-type devices is provided, comprising at least one permanently-ON MOS transistor, said transistor including: a first silicon source region of a first conductivity type; a first silicon drain region of the first conductivity type; a first silicon well region of a second conductivity type, in which the first silicon source region and the first silicon drain region are buried; a silicon contact region of the first conductivity type, buried in the well region, the contact region contacting the silicon source region and the silicon drain region; a first gate insulating layer selectively placed over the silicon source region and the silicon drain region; a second gate insulating layer selectively placed over the first gate insulating layer and over the silicon contact region; and a first polysilicon gate region placed over the second gate insulating layer.




According to a third aspect of the present invention, a process is provided for forming a permanently-ON MOS transistor comprising the steps of: providing a silicon well region of a first conductivity type; depositing a first insulating layer over the silicon well region of the first conductivity type; removing a portion of said deposited first insulating layer; forming a buried silicon region of a second conductivity type within the silicon well region of the first conductivity type, under the removed portion of said deposited first insulating layer; depositing a second insulating layer over the first insulating layer and over the buried silicon region of the second conductivity type; forming a polysilicon gate region over the second insulating layer; and forming a source region of the second conductivity type and a drain region of the second conductivity type within the buried silicon well region, said source region and drain region contacting said buried silicon region of the second conductivity type.











BRIEF DESCRIPTION OF THE DRAWINGS




The present invention will be understood and appreciated more fully from the following detailed description taken in conjunction with the drawings, in which:





FIG. 1

is a cross section of a circuit structure showing buried contacts in which the present invention can be realized;





FIG. 2

is a top plan view of two MOS transistors, one of which is turned on according to the present invention;





FIG. 3

is a cross section taken along line A—A of

FIG. 2

;





FIG. 4

is a top plan view of four MOS transistors in a CMOS configuration, two of which are turned on according to the present invention;





FIG. 5

is a cross section taken along line B—B of

FIG. 4

; and





FIG. 6

is a cross section taken along line C—C of FIG.


4


.











DETAILED DESCRIPTION OF THE INVENTION




Reference will be now made to the drawings that are shown for the purpose of describing the preferred embodiment of the invention and not for limiting same.




In the following

FIGS. 1

to


3


the N-type buried contacts are shown, i.e. a P-well silicon region having N+ type buried contact implants and N+ type source/drain active regions. Similarly, P-type buried connections will require P+ type source/drain connections and P+ type buried contact implants.




In a double polysilicon CMOS process with buried contact, the buried contact is usually opened with masking and doped with the appropriate (i.e. N+ or P+ depending on the type of transistor) implant after the first gate oxide growth. A first layer of polysilicon is deposited to make connection to the source and drain area in the buried contact. The first layer of polysilicon can also be used to form the gate of the transistor with the first gate oxide.




In an EEPROM circuit, the first layer of polysilicon is used as the floating gate for the memory and functions as the bottom plate of a capacitor formed between the first layer and the second layer of polysilicon. The second layer of polysilicon is therefore the upper plate of a capacitor and is used as the gate of the transistor over a gate oxide having a thickness which is the sum of the thicknesses of the first and of the second oxide.




Polysilicon has long been used to form the gates for MOS transistors (see for example S. M. Sze, Op. Cit., page 99) and this requires a CMOS process having one level of deposited polysilicon. CMOS processes employing two polysilicon layers, the two layers typically being separated by an oxide layer, make possible the formation of capacitors and electrically erasable programmable read only memories (EEPROM), see Hodges and Jackson, Analysis and Design of Digital Integrated Circuits, 2nd edition, McGraw-Hill, 1998, page 353.





FIG. 1

shows the cross section of the P-well portion of a CMOS integrated circuit in which a buried contact structure is shown, both where contact is made (left side of

FIG. 1

) and where contact is not made (right side of FIG.


1


). Field insulating regions of the CMOS integrated circuit, for example field oxide regions, are indicated by numeral


1


, while first gate insulating regions, for example first gate oxide regions, are indicated by the numeral


2


. Numeral


3


indicates a silicon well region of a first conductivity type, in this embodiment a P-well region. The field oxide shown here can be, for example, conventional LOCOS (LOCal Oxidation of Silicon) oxide. Buried regions


5


,


15


of a second conductivity type, in this embodiment N+ regions, are implanted in the P well


3


. The buried region


5


is contacted by a first polysilicon layer


6


. A second gate oxide


7


, having a preferred thickness of about 100 Å to 200 Å, is disposed in part over the first polysilicon layer


6


, in part over the first gate insulator


2


and in part over buried N+ regions like the buried N+ regions


15


.




In general, the first and the second layer gate oxide are not deposited over the LOCOS regions


1


. However, embodiments in which this occurs could also be possible.




A second polysilicon layer


8


is placed over the N+ region


15


, isolated therefrom by means of the second gate oxide


7


. Finally, buried source/drain (S/D) regions


9


are present, formed, for example, through ion implantation. It should be noted that the first polysilicon layer


6


makes contact to the N+ region


5


and is connected to the source/drain regions


9


through such region


5


. On the contrary, the second polysilicon layer


8


, though it also has buried contact opening and implant, is isolated from the N+ region


15


by means of the second gate oxide


7


. Moreover, all the S/D regions


9


can be implanted after deposition of the polysilicon layers


6


,


8


.




Thus, the left part of

FIG. 1

shows a conventional buried contact (i.e. the N+ region


5


contacts the first polysilicon layer


6


), while the right part of

FIG. 1

shows a buried contact


15


(separated from the second polysilicon layer


8


by a gate oxide


7


) which can be used in order to realize a permanently ON transistor as shown in the following figures.




In accordance with the preferred embodiment of the present invention, a permanently ON transistor is implemented in a double polysilicon layer CMOS integrated circuit like the one described in FIG.


1


. As it will be appreciated by the person skilled in the art, the permanently ON transistor can be implemented in NMOS and PMOS structures as well.





FIG. 2

shows a top plan view of two transistors, wherein transistor


21


is a permanently-ON transistor realized according to the present invention and transistor


23


is a normal transistor. Transistor


21


has a polysilicon gate


8


′ and source/drain regions


9


′, together with a buried contact opening


22


. Transistor


23


has a polysilicon gate


8


″ and source/drain regions


9


″, with no buried contact openings. Of course, the buried contact opening


22


is shown for clarity purposes only and it is invisible when viewing the circuit from the top. Therefore, transistor


21


is identical to transistor


23


when viewed from the top.





FIG. 3

is a cross section taken along line


3





3


of FIG.


2


. With reference to the source/drain regions


9


′ of transistor


21


, it should be noted that they are short-circuited by the implanted N+ region


15


. The result of this is that transistor


21


is turned ON permanently. Because of the buried contact being located at the channel region, the etching process of the buried contact opening only created a step of the thickness of the second gate oxide


7


, around 100 Å to 200 Å thick. This step is very difficult to identify during a reverse engineering process and makes the permanently ON transistor


21


very difficult to detect and to distinguish from a non-permanently ON transistor like transistor


23


.





FIG. 4

is a top plan view of four MOS transistors in a CMOS configuration, two of which are turned on according to the present invention. Transistors


41


and


42


are permanently-ON transistors realized according to the present invention and transistors


43


and


44


are normal transistors. Transistor


41


has a buried contact opening


45


and transistor


42


has a buried contact opening


46


. Again, the buried contact openings are shown for clarity purposes only and are invisible when viewing the circuit from the top.





FIGS. 5 and 6

are cross sections taken along lines


5





5


and


6





6


of

FIG. 4

respectively. The description of those figures is similar to the description of FIG.


3


.




The invention has been described with reference to a particular embodiment. Modifications and alterations will occur to others upon reading and understanding this specification. It is intended that all such modifications and alterations are included insofar as they come within the scope of the appended claims or equivalents thereof.



Claims
  • 1. A permanently-ON MOS transistor comprising:a silicon source region of a first conductivity type; a silicon drain region of the first conductivity type; a silicon well region of a second conductivity type, in which said source region and drain region are buried; a silicon contact region of the first conductivity type, buried in the well region, said contact region contacting said source region and said drain region; a first gate insulating layer selectively placed over the silicon source region and the silicon drain region; a second gate insulating layer selectively placed over the first gate insulating layer and over the silicon contact region, said second gate insulating layer contacting said silicon contact region; and a polysilicon gate region placed over the second gate insulating layer.
  • 2. The MOS transistor of claim 1, wherein said first conductivity type is a P conductivity type and said second conductivity type is a N conductivity type.
  • 3. The MOS transistor of claim 1, wherein said first conductivity type is a N conductivity type and said second conductivity type is a P conductivity type.
  • 4. The MOS transistor of claim 1, wherein said first gate insulating layer is a first gate oxide layer and said second gate insulating layer is a second gate oxide layer.
  • 5. An EEPROM circuit comprising the permanently ON MOS transistor of claim 1.
  • 6. An integrated circuit structure for MOS-type devices comprising at least one permanently-ON MOS transistor, said transistor including:a first silicon source region of a first conductivity type; a first silicon drain region of the first conductivity type; a first silicon well region of a second conductivity type, in which the first silicon source region and the first silicon drain region are buried; a silicon contact region of the first conductivity type, buried in the well region, the contact region contacting the silicon source region and the silicon drain region; a first gate insulating layer selectively placed over the silicon source region and the silicon drain region; a second gate insulating layer selectively placed over the first gate insulating layer and over the silicon contact region, said second gate insulating layer contacting said silicon contact region; and a first polysilicon gate region placed over the second gate insulating layer.
  • 7. The circuit structure of claim 6, further comprising at least one non-permanently-ON MOS transistor, said at least one non-permanently-ON transistor including:a second silicon source region of the first conductivity type; a second silicon drain region of the first conductivity type; a second silicon well region of a second conductivity type, in which said second source region and said second drain region are buried, said second silicon well region being said first silicon well region; and a second polysilicon gate region, wherein: said first gate insulating layer is placed over said second silicon source region and over said second silicon drain region; said second gate insulating layer is placed over said first gate insulating layer; and said second polysilicon gate region is placed over said second gate insulating layer.
  • 8. The integrated circuit structure of claim 6, wherein said first conductivity type is a P conductivity type and said second conductivity type is a N conductivity type.
  • 9. The integrated circuit structure of claim 6, wherein said first conductivity type is a N conductivity type and said second conductivity type is a P conductivity type.
  • 10. The integrated circuit structure of claim 6, wherein said first gate insulating layer is a first gate oxide layer and said second gate insulating layer is a second gate oxide layer.
  • 11. An EEPROM circuit comprising the integrated circuit structure of claim 6.
  • 12. The MOS transistor of claim 1, wherein said silicon contact region contacts the silicon well region.
  • 13. The MOS transistor of claim 1, wherein said MOS transistor is ON regardless of a voltage applied to said polysilicon gate region.
  • 14. The integrated circuit structure of claim 6, wherein said silicon contact region contacts the silicon well region.
  • 15. The integrated circuit structure of claim 6, wherein said MOS transistor is ON regardless of a voltage applied to said first polysilicon gate region.
  • 16. The MOS transistor of claim 1, wherein the silicon source region has a silicon source region depth, the silicon drain region has a silicon drain region depth, the silicon contact region has a silicon contact region depth, and wherein the silicon contact region depth is equal or nearly equal to the silicon drain region depth and the silicon source region depth.
  • 17. The integrated circuit structure of claim 6, wherein the silicon source region has a silicon source region depth, the silicon drain region has a silicon drain region depth, the silken contact region has a silicon contact region depth, and wherein the silicon contact region depth is equal or nearly equal to the silicon drain region depth and the silicon source region depth.
  • 18. A permanently-ON MOS transistor comprising:a silicon source region of a first conductivity type; a silicon drain region of the first conductivity type; a silicon well region of a second conductivity type, in which said source region and drain region are buried; a silicon contact region of the first conductivity type, buried in the well region, said contact region contacting said source region and said drain region; a first gate insulating layer selectively placed over the silicon source region and the silicon drain region; a second gate insulating layer selectively placed over the first gate insulating layer and over the silicon contact region, said second gate insulating layer contacting said silicon contact region; and a polysilicon gate region placed over the second gate insulating layer, wherein said contact region short-circuits said source region to said drain region to permanently turn ON the transistor.
  • 19. An integrated circuit structure for MOS-type devices comprising at least one permanently-ON MOS transistor, said transistor including:a first silicon source region of a first conductivity type; a first silicon drain region of the first conductivity type; a first silicon well region of a second conductivity type, in which the first silicon source region and the first silicon drain region are buried; a silicon contact region of the first conductivity type, buried in the well region, the contact region contacting the silicon source region and the silicon drain region; a first gate insulating layer selectively placed over the silicon source region and the silicon drain region; a second gate insulating layer selectively placed over the first gate insulating layer and over the silicon contact region, said second gate insulating layer contacting said silicon contact region; and a first polysilicon gate region placed over the second gate insulating layer, wherein said contact region short-circuits said source region to said drain region to permanently turn ON the transistor.
US Referenced Citations (105)
Number Name Date Kind
3673471 Klein et al. Jun 1972 A
3946426 Sanders Mar 1976 A
4017888 Christie et al. Apr 1977 A
4101344 Kooi et al. Jul 1978 A
4139864 Schulman Feb 1979 A
4164461 Schilling Aug 1979 A
4196443 Dingwall Apr 1980 A
4267578 Vetter May 1981 A
4291391 Chatterjee et al. Sep 1981 A
4295897 Tubbs et al. Oct 1981 A
4314268 Yoshioka et al. Feb 1982 A
4317273 Guterman et al. Mar 1982 A
4322736 Sasaki et al. Mar 1982 A
4374454 Jochems Feb 1983 A
4409434 Basset et al. Oct 1983 A
4435895 Parrillo Mar 1984 A
4471376 Morcom et al. Sep 1984 A
4581628 Miyauchi et al. Apr 1986 A
4583011 Pechar Apr 1986 A
4603381 Guttag et al. Jul 1986 A
4623255 Suszko Nov 1986 A
4727493 Taylor, Sr. Feb 1988 A
4766516 Ozdemir et al. Aug 1988 A
4799096 Koeppe Jan 1989 A
4821085 Haken et al. Apr 1989 A
4830974 Chang et al. May 1989 A
4939567 Kenney Jul 1990 A
4962484 Takeshima et al. Oct 1990 A
4975756 Haken et al. Dec 1990 A
4998151 Korman et al. Mar 1991 A
5030796 Swanson et al. Jul 1991 A
5050123 Castro Sep 1991 A
5061978 Mizutani et al. Oct 1991 A
5065208 Shah et al. Nov 1991 A
5068697 Noda et al. Nov 1991 A
5070378 Yamagata Dec 1991 A
5101121 Sourgen Mar 1992 A
5117276 Thomas et al. May 1992 A
5121089 Larson et al. Jun 1992 A
5121186 Wong et al. Jun 1992 A
5132571 McCollum et al. Jul 1992 A
5138197 Kuwana Aug 1992 A
5146117 Larson Sep 1992 A
5168340 Nishimura Dec 1992 A
5202591 Walden Apr 1993 A
5225699 Nakamura Jul 1993 A
5227649 Chapman Jul 1993 A
5231299 Ning et al. Jul 1993 A
5302539 Haken et al. Apr 1994 A
5308682 Morikawa May 1994 A
5309015 Kuwata et al. May 1994 A
5317197 Roberts May 1994 A
5336624 Walden Aug 1994 A
5341013 Koyanagi et al. Aug 1994 A
5345105 Sun et al. Sep 1994 A
5354704 Yang et al. Oct 1994 A
5369299 Byrne et al. Nov 1994 A
5371390 Mohsen Dec 1994 A
5376577 Roberts et al. Dec 1994 A
5384472 Yin Jan 1995 A
5384475 Yahata Jan 1995 A
5399441 Bearinger et al. Mar 1995 A
5404040 Hshieh et al. Apr 1995 A
5412237 Komori et al. May 1995 A
5441902 Hsieh et al. Aug 1995 A
5468990 Daum Nov 1995 A
5475251 Kuo et al. Dec 1995 A
5506806 Fukushima Apr 1996 A
5531018 Saia et al. Jul 1996 A
5539224 Ema Jul 1996 A
5541614 Lam et al. Jul 1996 A
5571735 Mogami et al. Nov 1996 A
5576988 Kuo et al. Nov 1996 A
5611940 Zettler Mar 1997 A
5638946 Zavracky Jun 1997 A
5677557 Wuu et al. Oct 1997 A
5679595 Chen et al. Oct 1997 A
5719422 Burr et al. Feb 1998 A
5719430 Goto Feb 1998 A
5721150 Pasch Feb 1998 A
5783846 Baukus et al. Jul 1998 A
5821590 Lee et al. Oct 1998 A
5838047 Yamauchi et al. Nov 1998 A
5854510 Sur, Jr. et al. Dec 1998 A
5866933 Baukus et al. Feb 1999 A
5880503 Matsumoto et al. Mar 1999 A
5888887 Li et al. Mar 1999 A
5895241 Lu et al. Apr 1999 A
5920097 Horne Jul 1999 A
5930663 Baukus et al. Jul 1999 A
5930667 Oda Jul 1999 A
5973375 Baukus et al. Oct 1999 A
5977593 Hara Nov 1999 A
6037627 Kitamura et al. Mar 2000 A
6046659 Loo et al. Apr 2000 A
6054659 Lee et al. Apr 2000 A
6057520 Goodwin-Johansson May 2000 A
6080614 Neilson et al. Jun 2000 A
6117762 Baukus et al. Sep 2000 A
6137318 Takaaki Oct 2000 A
6154388 Oh Nov 2000 A
6215158 Choi Apr 2001 B1
6294816 Baukus et al. Sep 2001 B1
6326675 Scott et al. Dec 2001 B1
6503787 Choi Jan 2003 B1
Foreign Referenced Citations (20)
Number Date Country
0 186 855 Jul 1986 EP
0 364 769 Apr 1990 EP
0 463 373 Jan 1992 EP
0 528 302 Feb 1993 EP
0 585 601 Mar 1994 EP
0 764 985 Mar 1997 EP
0 883 184 Dec 1998 EP
0 920 057 Jun 1999 EP
1 193 758 Apr 2002 EP
1 202 353 May 2002 EP
2486717 Jan 1982 FR
58-190064 Nov 1983 JP
61-147551 Jul 1986 JP
63 129647 Jun 1988 JP
02-046762 Feb 1990 JP
02-237038 Sep 1990 JP
10-256398 Sep 1998 JP
9821734 May 1998 WO
9857373 Dec 1998 WO
0044012 Jul 2000 WO
Non-Patent Literature Citations (13)
Entry
Kwok K Ng, Complete Guide To Semiconductor Devices, MCGraw-Hill, Inc., 1995, pp. 164-165.*
Frederiksen, Thomas M., “Standard Circuits in the New CMOS Era,” Intuitive CMOS Electronics, Revised Edition, pp. 134-146 (1989).
Sze, S.M., VLSI Technology, McGraw-Hill, pp. 99, 447, 461-465 (1983).
Hodges and Jackson, Analysis and Design of Digital Integrated Circuits, 2nd edition, McGraw-Hill, p. 353 (1988).
Document No. 02237038, dated Dec. 6, 1990, Patent Abstracts of Japan, vol. 014, No. 550 (E-1009).
Document No. 63129647, dated Jun. 2, 1988, Patent Abstracts of Japan, vol. 012, No. 385 (E-668), Oct. 14, 1998.
Patent Abstracts of Japan, vol. 016, No. 197 (p-1350) May 12, 1992 & JP-A-40 28 092 (Toshiba Corp), abstract.
Larson, L.E., et al., “Microactuators for GaAs-based Microwave Integrated Circuits,” IEEE, pp. 743-746 (1991).
Lee, “Engineering a Device for Electron-beam Probing,” IEEE Design and Test of Computers, pp. 36-49 (1989).
Sze, S.M., ed., “Silicides for Gates and Interconnections,” VLSI Technology, McGraw-Hill, pp. 372-380 (1983),
Blythe, et al., “Layout Reconstruction of Complex Silcon Chips,” IEEE Journal of Solid-State Circuits, pp 138-145 (Feb. 1993).
IBM_TDB, “Double Polysilicon Dynamic Memory Cell with Polysilicon Bit Line,” pp 3828-3831 (Feb. 1979).
IBM_TDB, “Static Ram Double Polysilicon Process,” pp 3683-3686 (Jan. 1981).