Claims
- 1. A printed circuit board having a first via and a second via, comprising:a conductive ink layer that forms a conductive path between the first via and the second via; and an enhanced ink layer disposed above the conductive ink layer, wherein the enhanced ink layer has lower conductivity and higher moisture resistance than the conductive ink layer, wherein the enhanced ink layer contains at least one of carbon and polytetrafluoroethylene (PTFE).
- 2. The printed circuit board of claim 1, wherein the conductive ink layer is formed as a cross-over path having edges, and wherein the enhanced ink layer extends past the edges of the cross-over path to completely cover the conductive ink layer.
- 3. The printed circuit board of claim 1, wherein the enhanced ink layer is disposed directly on the conductive ink layer.
- 4. The printed circuit board of claim 3, wherein the enhanced ink layer forms a lower region and an upper region, wherein at least the lower region has the same potential as the conductive ink layer.
- 5. The printed circuit board of claim 1, further comprising an overcoat layer disposed between the conductive ink layer and the enhanced ink layer.
- 6. The printed circuit board of claim 5, wherein the overcoat layer is made of an insulating material.
- 7. A printed circuit board having a first via, a second via, and a conductive trace between the first via and the second via, comprising:an insulating undercoat layer disposed on top of the conductive trace; a conductive ink layer that forms a conductive path between the first via and the second via; and an enhanced ink layer disposed above the conductive ink layer, wherein the enhanced ink layer has lower conductivity and higher moisture resistance than the conductive ink layer, wherein the enhanced ink layer contains at least one of carbon and polytetrafluoroethylene (PTFE).
- 8. The printed circuit board of claim 7, wherein the enhanced ink layer is disposed directly on the conductive ink layer.
- 9. The printed circuit board of claim 8, further comprising an insulating overcoat layer disposed on the enhanced ink layer.
- 10. The printed circuit board of claim 8, wherein the enhanced ink layer forms a lower region and an upper region, wherein at least the lower region has the same potential as the conductive ink layer.
- 11. The printed circuit board of claim 7, further comprising an insulating overcoat layer disposed between the conductive ink layer and the enhanced ink layer.
REFERENCE TO RELATED APPLICATIONS
This application claims the benefit of U.S. Provisional Appln. No. 60/353,604, filed Jan. 23, 2002.
US Referenced Citations (7)
| Number |
Name |
Date |
Kind |
|
4045636 |
Yoder et al. |
Aug 1977 |
A |
|
4835038 |
Kaneko et al. |
May 1989 |
A |
|
5043526 |
Nakagawa et al. |
Aug 1991 |
A |
|
5234745 |
Kawakami et al. |
Aug 1993 |
A |
|
5270493 |
Inoue et al. |
Dec 1993 |
A |
|
5298687 |
Rapoport et al. |
Mar 1994 |
A |
|
5981043 |
Murakami et al. |
Nov 1999 |
A |
Provisional Applications (1)
|
Number |
Date |
Country |
|
60/353604 |
Jan 2002 |
US |