Patent Application
20070145989
Embodiments of this invention relate generally to the electrical testing of silicon wafers and, particularly, to testing wafer products with high current demands such as microprocessors and digital signal processors.
After fabrication, semiconductor wafers are often subjected to electrical tests. These electrical tests involve applying signals and power from an automatic test machine (ATM) through a probe card to the wafer under test.
In order to provide the necessary current draw for high power device testing, decoupling capacitors are often designed on the probe card PCB (Printed Circuit Board) and on the probe card substrate such as a space transformer that is positioned between the probe card PCB and the wafer under test. However, if the electrical path between the decoupling capacitors and the device under test is too long and, therefore, increasingly inductive and resistive, the high current draw of the device may not be met in a timely manner which often results in voltage droop. Given that both the standard methods to reduce high power path impedance and increase decoupling capacitance are approaching their technical limits, if the current is high enough, voltage droop results from the distance between the decoupling capacitors and the device under test.
Thus, better ways are needed to test microprocessors and other high current devices.
Referring to
Vias 17 convey electrical signals and power from the tester power supplies 12 and the decoupling capacitors 14 through the probe card PCB 16. Those vias 17 eventually contact an interposer 18 which, in one embodiment, may be a ball grid array or pin grid array, to mention two examples. The interposer 18 connects electrically the probe card PCB 16 to a space transformer 20. Space transformer vias 17 convey electrical signals and power from the interposer 18 and space transformer capacitors 11 to wafer under test W through probes 26.
The space transformer 20 increases the pitch of the contacts from the lower density pitch used in the probe card to a higher density pitch needed for the wafer under test W. The space transformer 20 may provide for power delivery and input/output routing. The space transformer 20 may also, in some embodiments, provide structural integrity to the probe card 10.
In some embodiments, the space transformer 20 itself may be made of a ceramic material. For example, the space transformer 20 may be a multilayer ceramic (MLC), a multilayer ceramic with multilayer thin films, an aluminum nitride substrate with multiple layer thin films, an organic buildup or a glass ceramic structure, to mention a few examples. The space transformer 20 also includes vias 17 and conductive layers 15.
In one embodiment, the spacer transformer 20 also includes one or more capacitive layers 22 supplied thereon. In some embodiments, two or more layers of conductive material may be separated by a dielectric such as a thin film layer or a ceramic layer. Thus, in some embodiments, a high capacitance density capacitor may be formed on the probe side of the space transformer 20 so as to position the capacitor as close as possible to the wafer under test W.
The capacitor 22 and its plates 23 provide additional decoupling capacitance. The decoupling capacitance supplied by the capacitor 22 formed in the space transformer 20 substrate may be more effective than that provided by the decoupling capacitors 14 on top of the probe card PCB 16 or the decoupling capacitors 11 on top of the space transformer 20. This is because the closer the high capacitance can be positioned to the device under test, the better it decouples the power delivery and provides instant power to the wafer under test W. This is especially important with high current wafers under test, such as with microprocessors or digital signal processors. The probes 26 then extend downwardly from the space transformer 20 to make appropriate contacts on the wafer under test W.
In some embodiments, the capacitor 22 may have a relatively high capacitance density. By high capacitance density, it is intended to refer to a capacitance density of, for example, at least about 1.0 microfarads per square centimeter. The high capacitance density in capacitor 22 may be achieved by applying multiple capacitance layers and applying high dielectric material in between each layer. Besides the high capacitance density, the vias and conductive plates in capacitor 22 may also provide very low effective inductance and resistance, reducing the effective impedance of the probe card W power paths.
As a result of the power path impedance reduction from positioning the capacitance closer to the wafer under test W, better transient power delivery is achieved and voltage droop may be substantially reduced in some embodiments.
In accordance with another embodiment of the present invention, instead of applying the capacitor 22 to the probe side of the space transformer 20, the capacitance may actually be embedded within the layers of the space transformer 20. For example, this may be advantageous in situations in which the space transformer is made of a dielectric material which is highly effective in increasing capacitance density. Examples of such material include ceramic and organic build up materials.
The conductive layers that form the capacitor 22 may be readily connected to power and ground connections, which are already available within the space transformer 20.
Referring to
In such case, the capacitive layer 25 may, again, be connected to power and ground which already exist within the secondary substrate 24. In some embodiments, the capacitor may be embedded within the secondary substrate 24 and, in other embodiments, it may be placed on the face of the secondary substrate facing the device under test.
References throughout this specification to “one embodiment” or “an embodiment” mean that a particular feature, structure, or characteristic described in connection with the embodiment is included in at least one implementation encompassed within the present invention. Thus, appearances of the phrase “one embodiment” or “in an embodiment” are not necessarily referring to the same embodiment. Furthermore, the particular features, structures, or characteristics may be instituted in other suitable forms other than the particular embodiment illustrated and all such forms may be encompassed within the claims of the present application.
While the present invention has been described with respect to a limited number of embodiments, those skilled in the art will appreciate numerous modifications and variations there from. It is intended that the appended claims cover all such modifications and variations as fall within the true spirit and scope of this present invention.
