R. C. Minnick, “A Survey of Microcellular Research,” Journal of the Association for Computing Machinery, vol. 14, No. 2, pp. 203-241, Apr. 1967. |
S. E. Wahlstrom, “Programmable Logic Arrays—Cheaper by the Millions,”Electronics, Dec. 11, 1967, pp. 90-95. |
Recent Developments in Switching Theory, A. Mukhopadhyay, ed., Academic Press, New York, 1971, chapters VI and IX, pp. 229-254 and 369-422. |
El Gamal et al., “An Architecture for Electrically Configurable Gate Arrays,” IEEE Journal of Solid-State Circuits, vol. 24, No. 2, Apr. 1989, pp. 394-398. |
El-Ayat et al., “A CMOS Electrically Configurable Gate Array,” IEEE Journal of Solid-State Circuits, vol. 24, No. 3, Jun. 1989, pp. 752-762. |
“XC5000 Logic Cell Array Family, Technical Data, Advance Information,” Xilinx, Inc., Feb. 1995. |
John L. Nichols, “A Logical Next Step for Read-Only Memories”, Electronics, Jun. 12, 1967, pp. 111-113. |
Floyd Kvamme, “Standard Read-Only Memories Simplify Complex Logic Design”, Electronics, Jan. 5, 1970, pp. 88-95. |
Albert Hemel, “Making Small ROM's [sic] Do Math Quickly, Cheaply and Easily”, Electronics, May 11, 1970, pp. 140-111. |
William I. Fletcher et al., “Simplify Sequential Circuit Designs”, Electronic Design, Jul. 8, 1971, pp. 70-72. |
Howard A. Sholl et al., “Design of Asynchronous Sequential Networks Using Read-Only Memories”, IEEE Transactions on Computers, vol. C-24, No. 2, Feb. 1975, pp. 195-206. |
Arnold Weinberger, “High-Speed Programmable Logic Array Adders”, IBM J. Res. Develop., vol. 23, No. 2, Mar. 1979, pp. 163-178. |
Yahiko Kambayashi, “Logic Design of Programmable Logic Arrays”, IEEE Transactions on Computers, vol. C-28, No. 9, Sep. 1979, pp. 609-617. |
The Programmable Logic Data Book, 1996, Xilinx, Inc., San Jose, CA, pp. 4-5 to 4-20. |
1999 Xilinx Databook, 1999, Xilinix, Inc., San Jose California. |