Pulsed voltage source for plasma processing applications

Abstract

Embodiments provided herein generally include apparatus, e.g., plasma processing systems, and methods for the plasma processing of a substrate in a processing chamber. Some embodiments are directed to a waveform generator. The waveform generator generally includes a first voltage stage having: a first voltage source; a first switch; a ground reference; a transformer having a first transformer ratio, the first transformer comprising: a primary winding coupled to the first voltage source and the ground reference; and a secondary winding having a first end and a second end, wherein the first end is coupled to the ground reference, and the second end is configured to be coupled to a load through a common node; and a first diode coupled in parallel with the primary winding of the first transformer. The waveform generator generally also includes one or more additional voltage stages coupled to a load through the common node.

Description

BACKGROUND

Field

Embodiments of the present disclosure generally relate to a system used in semiconductor device manufacturing. More specifically, embodiments of the present disclosure relate to a plasma processing system used to process a substrate.

Description of the Related Art

Reliably producing high aspect ratio features is one of the key technology challenges for the next generation of semiconductor devices. One method of forming high aspect ratio features uses a plasma-assisted etching process to bombard a material formed on a surface of a substrate through openings formed in a patterned mask layer formed on the substrate surface.

With technology node advancing towards 2 nm, the fabrication of smaller features with larger aspect ratios requires atomic precision for plasma processing. For etching processes where the plasma ions play a major role, ion energy control is always challenging the semiconductor equipment industry. In a typical plasma-assisted etching process, the substrate is positioned on an electrostatic chuck (ESC) disposed in a processing chamber, a plasma is formed over the substrate, and ions are accelerated from the plasma towards the substrate across a plasma sheath, i.e., region depleted of electrons, formed between the plasma and the surface of the substrate. Traditionally radio frequency (RF) substrate biasing methods, which use sinusoidal RF waveforms to excite the plasma and form the plasma sheath, have been unable to desirably form these smaller device feature sizes. Recently, it has been found that utilizing pulsed plasma sources to deliver high voltage direct current (DC) pulses to one or more electrodes within a processing chamber can be useful in desirably controlling the plasma sheath formed over the surface of the substrate.

Traditionally, pulsed power sources provide pulsed DC bias to a cathode, a metal plate known that can be coupled to the plasma using capacitive coupling through a dielectric layer. Switching frequency, and power dissipation capability are some of the major design considerations while designing such pulsed power sources. To facilitate high switching speed, MOSFETs are predominantly used in the pulsed power sources. However, the significant progress in the field of SiC and GaN MOSFETs notwithstanding, the maximum operating switching frequency of these MOSFETs is limited to tens of kHz to a few hundred kHz. As the device dimensions shrink under 10 nm in the semiconductor industry, pulsed DC bias sources with a switching frequency in the upper half of the hundreds of kHz range could be a tremendous tool to further control critical high aspect ratio features like etch selectivity and uniformity.

Accordingly, there is a need in the art for pulsed voltage source and biasing methods that are able to enable the completion of a desirable plasma-assisted process on a substrate.

SUMMARY

Embodiments provided herein generally include apparatus, e.g., plasma processing systems, and methods for the plasma processing of a substrate in a processing chamber.

Some embodiments are directed to a waveform generator. The waveform generator generally includes a first voltage stage having: a first voltage source; a first switch, wherein a first terminal of the first voltage source is coupled to a first terminal of the first switch; a ground reference, wherein a second terminal of the first switch is coupled to the ground reference; a transformer having a first transformer ratio, the first transformer comprising: a primary winding coupled to a second terminal of the first voltage source and the ground reference; and a secondary winding having a first end and a second end, wherein the first end is coupled to the ground reference; and a first diode coupled in parallel with the primary winding of the first transformer. The waveform generator generally also includes a second voltage stage having: a second voltage source; a second switch, wherein a first terminal of the second voltage source is coupled to a first terminal of the second switch; a second ground reference, wherein a second terminal of the second switch is coupled to the second ground reference; a second transformer having a second transformer ratio, the second transformer comprising: a primary winding coupled to a second terminal of the second voltage source and the second ground reference; and a secondary winding having a first end and a second end, wherein the first end is coupled to the second end of the secondary winding of the first transformer and the second end is configured to be coupled to a load through a common node; and a second diode coupled in parallel with the primary winding of the second transformer.

Some embodiments are directed to a method for waveform generation. The method generally includes generating a first voltage pulse at a common node by closing a first switch that has a first terminal and a second terminal, wherein: the first terminal of the first switch is coupled to a first terminal of a first voltage source; a second terminal of the first voltage source is coupled to a first terminal of a primary winding of a first transformer, the first transformer having a first transformer ratio; the second terminal of the first switch is coupled to a second terminal of the primary winding of the first transformer and to ground; and the common node is coupled to a first terminal of a secondary winding of the first transformer. The method for waveform generation also generally includes generating a second voltage pulse at the common node by closing a second switch that has a first terminal and a second terminal, wherein: the first terminal of the second switch is coupled to a first terminal of a second voltage source; a second terminal of the second voltage source is coupled to a first terminal of a primary winding of a second transformer, the second transformer having a second transformer ratio; the second terminal of the first switch is coupled to a second terminal of the primary winding of the second transformer and to ground; a second bias voltage is generated by the second voltage source between the first terminal and the second terminal of the second voltage source; and a first terminal of a secondary winding of the second transformer is coupled to a second terminal of the secondary winding of the first transformer, wherein the common node is disposed between the first terminal of the secondary winding of the first transformer and a load.

Some embodiments are directed to non-transitory computer-readable medium for generating a waveform which includes instructions executable by one or more processors. The instructions generally include generate a first voltage pulse at a common node by closing a first switch that has a first terminal and a second terminal, wherein: the first terminal of the first switch is coupled to a first terminal of a first voltage source; a second terminal of the first voltage source is coupled to a first terminal of a primary winding of a first transformer, the first transformer having a first transformer ratio; the second terminal of the first switch is coupled to a second terminal of the primary winding of the first transformer and to ground; and the common node is coupled to a first terminal of a secondary winding of the first transformer. The instructions generally also include generate a second voltage pulse at the common node by closing a second switch that has a first terminal and a second terminal, wherein: the first terminal of the second switch is coupled to a first terminal of a second voltage source; a second terminal of the second voltage source is coupled to a first terminal of a primary winding of a second transformer, the second transformer having a second transformer ratio; the second terminal of the first switch is coupled to a second terminal of the primary winding of the second transformer and to ground; a second bias voltage is generated by the second voltage source between the first terminal and the second terminal of the second voltage source; and a first terminal of a secondary winding of the second transformer is coupled to a second terminal of the secondary winding of the first transformer, wherein the common node is disposed between the first terminal of the secondary winding of the first transformer and a load.

BRIEF DESCRIPTION OF THE DRAWINGS

So that the manner in which the above-recited features of the present disclosure can be understood in detail, a more particular description of the disclosure, briefly summarized above, may be had by reference to embodiments, some of which are illustrated in the appended drawings. It is to be noted, however, that the appended drawings illustrate only exemplary embodiments and are therefore not to be considered limiting of its scope and may admit to other equally effective embodiments.

FIG. 1 is a schematic cross-sectional view of a processing system, according to one or more embodiments, configured to practice the methods set forth herein.

FIG. 2 illustrates stray capacitance and substrate support capacitance associated with a processing chamber.

FIGS. 3A, 3B, and 3C illustrate examples of voltage waveforms that can be provided during plasma processing.

FIG. 4 illustrates a schematic view of a pulser, in accordance with certain embodiments of the present disclosure.

FIG. 5A is a graph showing states of switches of the pulser during various modes of operation, in accordance with certain embodiments of the present disclosure.

FIG. 5B is a graph showing an output provided by the pulser during the mode of operation illustrated in FIG. 5A, in accordance with certain embodiments of the present disclosure.

FIG. 6 illustrates a simplified schematic representation of a mode of operation of a pulser, in accordance with certain embodiments of the present disclosure.

FIG. 7A is a graph showing states of switches of the pulser during various modes of operation, in accordance with certain embodiments of the present disclosure.

FIG. 7B is a graph showing an output provided by the pulser during the mode of operation illustrated in FIG. 7A, in accordance with certain embodiments of the present disclosure.

FIG. 8A is a graph showing states of switches of the pulser during various modes of operation, in accordance with certain embodiments of the present disclosure.

FIG. 8B is a graph showing an output provided by the pulser during the mode of operation illustrated in FIG. 8A, in accordance with certain embodiments of the present disclosure.

FIG. 9A is a graph showing states of switches of the pulser during various modes of operation, in accordance with certain embodiments of the present disclosure.

FIG. 9B is a graph showing an output provided by the pulser during the mode of operation illustrated in FIG. 9A, in accordance with certain embodiments of the present disclosure.

FIG. 10A is a graph showing states of switches of the pulser during various modes of operation, in accordance with certain embodiments of the present disclosure.

FIG. 10B is a graph showing an output provided by the pulser during the mode of operation illustrated in FIG. 10A, in accordance with certain embodiments of the present disclosure.

FIG. 11A is a graph showing states of switches of the pulser during various modes of operation, in accordance with certain embodiments of the present disclosure.

FIG. 11B is a graph showing an output provided by the pulser during the mode of operation illustrated in FIG. 11A, in accordance with certain embodiments of the present disclosure.

FIG. 11C is a graph showing states of switches of the pulser during various modes of operation, in accordance with certain embodiments of the present disclosure.

FIG. 11D is a graph showing an output provided by the pulser during the mode of operation illustrated in FIG. 11C, in accordance with certain embodiments of the present disclosure.

FIG. 12 illustrates a charging circuit used to charge a capacitive element, in accordance with certain aspects of the present disclosure.

FIG. 13 is a process flow diagram illustrating a method of waveform generation, in accordance with certain embodiments of the present disclosure.

To facilitate understanding, identical reference numerals have been used, where possible, to designate identical elements that are common to the figures. It is contemplated that elements and features of one embodiment may be beneficially incorporated in other embodiments without further recitation.

DETAILED DESCRIPTION

Certain aspects of the present disclosure are generally directed to techniques for generating a voltage waveform for a plasma processing system. Traditionally, pulsed power sources provide pulsed direct current (DC) bias to a cathode, a metal plate, that is coupled to the plasma through a dielectric layer. Switching frequency, and power dissipation capability are some of the major design considerations while designing such pulsed power sources. To facilitate high switching speed, MOSFETs are predominantly used in the pulsed power sources. However, the significant progress in the field of SiC and GaN MOSFETs notwithstanding, the maximum operating switching frequency of these MOSFETs is limited to tens of kHz to a few hundred kHz. As the device dimensions shrink under 10 nm in the semiconductor industry, pulsed DC bias sources with a switching frequency in the upper half of the hundreds of kHz range could be a tremendous tool to further control critical high aspect ratio features like etch selectivity and uniformity.

In aspects of the present disclosure, a pulsed power sources (e.g., waveform generator) may include a number of stacked modules that allow for greater flexibility in different characteristics of a generated waveform. In some embodiments, a waveform generator can be adjusted to produce configurable output voltage waveforms for various applications and their respective requirements, which could include varying characteristics such as current, voltage, switching frequency (e.g., pulse frequency), pulse width, peak amplitude, pulse shape, and other requirements. In this manner, the waveform generator may be able to better control critical high aspect features, including etch selectivity and uniformity. In some embodiments, the waveform generator may mask the limitations of certain components, like for example, the maximum operating switching frequency or maximum voltage of a transistor typically available in semiconductor switches typically used in waveform generation, in order to better control critical high aspect features, including increased etch selectivity, uniformity, and throughout in the processing system 100. Thus, the waveform generator may enable the generation of a voltage waveform with a desired energy distribution function (IEDF) at the surface of the substrate.

Plasma Processing System Examples

FIG. 1 is a schematic cross-sectional view of a processing system 10 configured to perform one or more of the plasma processing methods set forth herein. In some embodiments, the processing systems 10 is configured for plasma-assisted etching processes, such as a reactive ion etch (RIE) plasma processing. However, it should be noted that the embodiments described herein may be also be used with processing systems configured for use in other plasma-assisted processes, such as plasma-enhanced deposition processes, for example, plasma-enhanced chemical vapor deposition (PECVD) processes, plasma-enhanced physical vapor deposition (PEPVD) processes, plasma-enhanced atomic layer deposition (PEALD) processes, plasma treatment processing or plasma-based ion implant processing, for example, plasma doping (PLAD) processing.

As shown, the processing system 10 is configured to form a capacitively coupled plasma (CCP), where the processing chamber 100 includes an upper electrode (e.g., chamber lid 123) disposed in a processing volume 129 facing a lower electrode (e.g., the substrate support assembly 136) also disposed in the processing volume 129. In a typical capacitively coupled plasma (CCP) processing system, a radio frequency (RF) source (e.g., RF generator 118) is electrically coupled to one of the upper or lower electrode, and delivers an RF signal configured to ignite and maintain a plasma (e.g., the plasma 101). In this configuration, the plasma is capacitively coupled to each of the upper and lower electrodes and is disposed in a processing region therebetween. Typically, the opposing one of the upper or lower electrodes is coupled to ground or to a second RF power source. One or more components of the substrate support assembly 136, such as the support base 107 is electrically coupled to a plasma generator assembly 163, which includes the RF generator 118, and the chamber lid 123 is electrically coupled to ground. As shown, the processing system 10 includes a processing chamber 100, a substrate support assembly 136, and a system controller 126.

The processing chamber 100 typically includes a chamber body 113 that includes the chamber lid 123, one or more sidewalls 122, and a chamber base 124, which collectively define the processing volume 129. The one or more sidewalls 122 and chamber base 124 generally include materials that are sized and shaped to form the structural support for the elements of the processing chamber 100 and are configured to withstand the pressures and added energy applied to them while a plasma 101 is generated within a vacuum environment maintained in the processing volume 129 of the processing chamber 100 during processing. In one example, the one or more sidewalls 122 and chamber base 124 are formed from a metal, such as aluminum, an aluminum alloy, or a stainless steel alloy.

A gas inlet 128 disposed through the chamber lid 123 is used to deliver one or more processing gases to the processing volume 129 from a processing gas source 119 that is in fluid communication therewith. A substrate 103 is loaded into, and removed from, the processing volume 129 through an opening (not shown) in one of the one or more sidewalls 122, which is sealed with a slit valve (not shown) during plasma processing of the substrate 103.

The system controller 126, also referred to herein as a processing chamber controller, includes a central processing unit (CPU) 133, a memory 134, and support circuits 135. The system controller 126 is used to control the process sequence used to process the substrate 103, including the substrate biasing methods described herein. The CPU 133 is a general-purpose computer processor configured for use in an industrial setting for controlling the processing chamber and sub-processors related thereto. The memory 134 described herein, which is generally non-volatile memory, may include random access memory, read-only memory, floppy or hard disk drive, or other suitable forms of digital storage, local or remote. The support circuits 135 are conventionally coupled to the CPU 133 and comprise cache, clock circuits, input/output subsystems, power supplies, and the like, and combinations thereof. Software instructions (program) and data can be coded and stored within the memory 134 for instructing a processor within the CPU 133. A software program (or computer instructions) readable by CPU 133 in the system controller 126 determines which tasks are performable by the components in the processing system 10.

Typically, the program, which is readable by CPU 133 in the system controller 126, includes code, which, when executed by the processor (CPU 133), performs tasks relating to the plasma processing schemes described herein. The program may include instructions that are used to control the various hardware and electrical components within the processing system 10 to perform the various process tasks and various process sequences used to implement the methods described herein. In one embodiment, the program includes instructions that are used to perform one or more of the operations described below in relation to FIG. 13.

The processing system may include a plasma generator assembly 163, a first pulsed voltage (PV) source assembly 196 for establishing a first PV waveform at a bias electrode 104, and a second PV source assembly 197 for establishing a second PV waveform at an edge control electrode 115. The first PV waveform or the second PV waveform may be generated using a waveform generator as described in more detail herein with respect to FIGS. 4-11. In some embodiments, the plasma generator assembly 163 delivers an RF signal to the support base 107 (e.g., power electrode or cathode) which may be used to generate (maintain and/or ignite) a plasma 101 in a processing region disposed between the substrate support assembly 136 and the chamber lid 123. In some embodiments, the RF generator 118 is configured to deliver an RF signal having a frequency that is greater than 1 MHz or more, or about 2 MHz or more, such as about 13.56 MHz or more.

As discussed above, in some embodiments, the plasma generator assembly 163, which includes an RF generator 118 and an RF generator assembly 160, is generally configured to deliver a desired amount of a continuous wave (CW) or pulsed RF power at a desired substantially fixed sinusoidal waveform frequency to a support base 107 of the substrate support assembly 136 based on control signals provided from the system controller 126. During processing, the plasma generator assembly 163 is configured to deliver RF power (e.g., an RF signal) to the support base 107 disposed proximate to the substrate support 105, and within the substrate support assembly 136. The RF power delivered to the support base 107 is configured to ignite and maintain a processing plasma 101 of processing gases disposed within the processing volume 129.

In some embodiments, the support base 107 is an RF electrode that is electrically coupled to the RF generator 118 via an RF matching circuit 162 and a first filter assembly 161, which are both disposed within the RF generator assembly 160. The first filter assembly 161 includes one or more electrical elements that are configured to substantially prevent a current generated by the output of a PV waveform generator 150 from flowing through an RF power delivery line 167 and damaging the RF generator 118. The first filter assembly 161 acts as a high impedance (e.g., high Z) to the PV signal generated from a PV pulse generator P1 within the PV waveform generator 150, and thus inhibits the flow of current to the RF matching circuit 162 and RF generator 118.

In some embodiments, the RF generator assembly 160 and RF generator 118 are used to ignite and maintain a processing plasma 101 using the processing gases disposed in the processing volume 129 and fields generated by the RF power (RF signal) delivered to the support base 107 by the RF generator 118. The processing volume 129 is fluidly coupled to one or more dedicated vacuum pumps through a vacuum outlet 120, which maintain the processing volume 129 at sub-atmospheric pressure conditions and evacuate processing and/or other gases, therefrom. In some embodiments, the substrate support assembly 136, disposed in the processing volume 129, is disposed on a support shaft 138 that is grounded and extends through the chamber base 124. However, in some embodiments, the RF generator assembly 160 is configured to deliver an RF power to the bias electrode 104 disposed in the substrate support 105 versus the support base 107.

The substrate support assembly 136, as briefly discussed above, generally includes the substrate support 105 (e.g., ESC substrate support) and support base 107. In some embodiments, the substrate support assembly 136 can additionally include an insulator plate 111 and a ground plate 112, as is discussed further below. The support base 107 is electrically isolated from the chamber base 124 by the insulator plate 111, and the ground plate 112 is interposed between the insulator plate 111 and the chamber base 124. The substrate support 105 is thermally coupled to and disposed on the support base 107. In some embodiments, the support base 107 is configured to regulate the temperature of the substrate support 105, and the substrate 103 disposed on the substrate support 105, during substrate processing.

Typically, the substrate support 105 is formed of a dielectric material, such as a bulk sintered ceramic material, such as a corrosion-resistant metal oxide or metal nitride material, for example, aluminum oxide (Al₂O₃), aluminum nitride (AlN), titanium oxide (TiO), titanium nitride (TiN), yttrium oxide (Y₂O₃), mixtures thereof, or combinations thereof. In embodiments herein, the substrate support 105 further includes the bias electrode 104 embedded in the dielectric material thereof. In some embodiments, one or more characteristics of the RF power used to maintain the plasma 101 in the processing region over the bias electrode 104 are determined and/or monitored by measuring an RF waveform established at the bias electrode 104.

In one configuration, the bias electrode 104 is a chucking pole used to secure (i.e., chuck) the substrate 103 to the substrate supporting surface 105A of the substrate support 105 and to bias the substrate 103 with respect to the processing plasma 101 using one or more of the pulsed-voltage biasing schemes described herein. Typically, the bias electrode 104 is formed of one or more electrically conductive parts, such as one or more metal meshes, foils, plates, or combinations thereof.

In some embodiments, the bias electrode 104 is electrically coupled to a clamping network 116, which provides a chucking voltage thereto, such as static DC voltage between about −5000 V and about 5000 V, using an electrical conductor, such as the coaxial power delivery line 106 (e.g., a coaxial cable). As will be discussed further below, the clamping network 116 includes bias compensation circuit elements 116A, a DC power supply 155, and a bias compensation module blocking capacitor, which is also referred to herein as the blocking capacitor C₅. The blocking capacitor C₅ is disposed between the output of a pulsed voltage (PV) waveform generator 150 and the bias electrode 104.

The substrate support assembly 136 may further include the edge control electrode 115 that is positioned below the edge ring 114 and surrounds the bias electrode 104 and/or is disposed a distance from a center of the bias electrode 104. In general, for a processing chamber 100 that is configured to process circular substrates, the edge control electrode 115 is annular in shape, is made from a conductive material, and is configured to surround at least a portion of the bias electrode 104. In some embodiments, such as shown in FIG. 1, the edge control electrode 115 is positioned within a region of the substrate support 105. In some embodiments, as illustrated in FIG. 1, the edge control electrode 115 includes a conductive mesh, foil, and/or plate that is disposed a similar distance (i.e., Z-direction) from the substrate supporting surface 105A of the substrate support 105 as the bias electrode 104. In some other embodiments, the edge control electrode 115 includes a conductive mesh, foil, and/or plate that is positioned on or within a region of a quartz pipe 110, which surrounds at least a portion of the bias electrode 104 and/or the substrate support 105. Alternately, in some other embodiments (not shown), the edge control electrode 115 is positioned within or is coupled to the edge ring 114, which is disposed on and adjacent to the substrate support 105. In this configuration, the edge ring 114 is formed from a semiconductor or dielectric material (e.g., AlN, etc.).

The edge control electrode 115 can be biased by use of a PV waveform generator that is different from the PV waveform generator 150 that is used to bias the bias electrode 104. In some embodiments, the edge control electrode 115 can be biased by use of a PV waveform generator 150 that is also used to bias the bias electrode 104 by splitting part of the power to the edge control electrode 115. In one configuration, a first PV waveform generator 150 of the first PV source assembly 196 is configured to bias the bias electrode 104, and a second PV waveform generator 150 of a second PV source assembly 197 is configured to bias the edge control electrode 115.

A power delivery line 157 electrically connects the output of the PV waveform generator 150 of the first PV source assembly 196 to an optional filter assembly 151 and the bias electrode 104. While the discussion below primarily discusses the power delivery line 157 of the first PV source assembly 196, which is used to couple a PV waveform generator 150 to the bias electrode 104, the power delivery line 158 of the second PV source assembly 197, which couples a PV waveform generator 150 to the edge control electrode 115, will include the same or similar components. The electrical conductor(s) within the various parts of the power delivery line 157 may include: (a) one or a combination of coaxial cables, such as a flexible coaxial cable that is connected in series with a rigid coaxial cable, (b) an insulated high-voltage corona-resistant hookup wire, (c) a bare wire, (d) a metal rod, (e) an electrical connector, or (f) any combination of electrical elements in (a)-(e). The optional filter assembly 151 includes one or more electrical elements that are configured to substantially prevent a current generated by the output of the RF generator 118 from flowing through the power delivery line 157 and damaging the PV waveform generator 150. The optional filter assembly 151 acts as a high impedance (e.g., high Z) to RF signal generated by the RF generator 118, and thus inhibits the flow of current to the PV waveform generator 150.

The second PV source assembly 197 includes a clamping network 116 so that a bias applied to the edge control electrode 115 can be similarly configured to the bias applied to the bias electrode 104 by the clamping network 116 coupled within the first PV source assembly 196. Applying similarly configured PV waveforms and clamping voltages to the bias electrode 104 and edge control electrode 115 can help improve the plasma uniformity across the surface of the substrate during processing and thus improve the plasma processing process results.

In some embodiments, the processing chamber 100 further includes the quartz pipe 110, or collar, that at least partially circumscribes portions of the substrate support assembly 136 to prevent the substrate support 105 and/or the support base 107 from contact with corrosive processing gases or plasma, cleaning gases or plasma, or byproducts thereof. Typically, the quartz pipe 110, the insulator plate 111, and the ground plate 112 are circumscribed by a cathode liner 108. In some embodiments, a plasma screen 109 is positioned between the cathode liner 108 and the sidewalls 122 to prevent plasma from forming in a volume underneath the plasma screen 109 between the cathode liner 108 and the one or more sidewalls 122.

Example Representative Circuit of a Processing Chamber

FIG. 2 illustrates stray capacitance and escape capacitance associated with a processing chamber. The stray capacitance 204 (C_stray) represents the capacitance between an electrode of the processing chamber and ground, and a substrate support capacitance 202, also referred to herein as an electrostatic chuck capacitance (C_esc), which represents the capacitance between the bias electrode 104 and the substrate supporting surface 105A. As shown, C_esc is created between an output node (labeled U_out) and a complex load (e.g., plasma load) which is simply represented by resistive element 206. To have a square shape for a voltage pulse on the load (e.g., at node U_load), a slope is implemented for the voltage across C_esc and the voltage across C_stray (e.g., voltage at U_out), as described in more detail herein. The current across C_stray (e.g., compensation current (I_comp)) may be equal to the load current (I_load) across C_esc multiplied by the ratio of the capacitance of C_stray and the capacitance of C_esc. The output current (I_out) may be equal to the sum of I_load and Icomp, which may be represented by the equation:

$\mathrm{Iout}=\mathrm{Iload}\left(1+\frac{\mathrm{Cstray}}{\mathrm{Cesc}}\right)$

Example Voltage Waveform for Processing Chamber

FIG. 3A illustrates an example of a voltage waveform that may be delivered to an electrode disposed within a processing chamber, such as the bias electrode 104 shown in FIG. 1. The waveform generally includes two main stages, an ion current stage and a sheath collapse stage. At the beginning of the ion current stage, a drop of wafer voltage creates a high voltage sheath above the substrate, accelerating positive ions to the substrate 103. The positive ions deposit a positive charge on the substrate surface and tend to gradually increase the substrate voltage positively. If a square wave is supplied, the ion current towards the substrate creates a positive slope of the substrate voltage (e.g., at U_load shown in FIG. 2). To have a square shape for the voltage pulse on the load (e.g., at U_load) as shown in FIG. 3C, a negative slope is implemented for the voltage at U_out during the ion current stage, as shown in FIG. 3A, is used to form the voltage across the electrostatic chuck capacitive element C_esc, as shown in FIG. 3B. FIG. 3C illustrates an example of a desirable voltage waveform that may be established at a substrate disposed on the substrate support assembly 136 disposed within the processing chamber 100. Implementing the slope at the bias electrode 104 and electrostatic chuck capacitor C_esc during the ion current stage is generally referred to as current compensation, which is used to form the constant voltage seen at U_load during this stage. The voltage difference between the beginning and end of the ion current phase determines the ion energy distribution function (IEDF) width. The larger the voltage difference, the wider the distribution of ion energies, and thus a wider IEDF width. To achieve monoenergetic ions and a narrower IEDF width, current compensation operations are performed to flatten the substrate voltage waveform in the ion current phase. In some embodiments, the voltage waveforms can be delivered at a frequency (1/T_p) between about 50 kHz and 1000 kHz. In some embodiments, voltage waveform established at the electrode has an on-time, which is defined as the ratio of the ion current time period (e.g., length of ion current stage) and the waveform period T_P (e.g., length of sheath collapse stage+length of ion current stage), is greater than 50%, or greater than 70%, such as between 80% and 95%. In some embodiments, a voltage waveform, which has a waveform cycle has a period T_P (e.g., about 2.5 μs), is serially repeated within a waveform burst that has a burst period that is between about 100 microseconds (μs) and about 10 milliseconds (ms). The burst of PV waveforms can have a burst duty cycle that is between about 5%-100%, such as between about 50% and about 95%, wherein the duty cycle is the ratio of the burst period divided by the burst period plus a non-burst period (i.e., no PV waveforms are generated) that separates the burst periods. As shown, the sheath collapse stage may have a duration of T_SH, which may be about 200 ns.

Waveform Generator Examples

FIG. 4 illustrates a pulser 400 (also referred to herein as a waveform generator), in accordance with certain embodiments of the present disclosure. In some embodiments, the pulser 400, may be included in a power supply (e.g., PV waveform generator 150). As shown, the pulser 400 includes a number of stacked inductive adder modules (e.g., 440, 442, 444), and may include pulse capacitive elements 402, 404, and 406 (labeled C1, C2, C3, and C4), as well as transistors 410, 412, and 414 (labeled as Q1, Q2, and Q3). Transistors 410, 412, and 414 may be power transistors (e.g., metal-oxide-semiconductor field-effect transistors (MOSFETs)) with a parallel diode (e.g., a body diode D1, D2, and D3). Each transistor 410, 412, 414 may act as a switch, and may be referred to as a switch herein. In some embodiments, transistor 410, 412, 414 may be implemented on a printed circuit board. Capacitive elements 402, 404, and 406 may serve as voltage storage elements that may be charged using a charging circuit, such as the circuit illustrated in FIG. 12. In some embodiments, the transistors 410, 412, and 414 may each be coupled to a gate drive circuit 418, 420, 422. Each gate drive circuit 418, 420, 422 may have a trigger, which may receive a signal from the system controller 126 in order to be enabled or disabled to set the state of the gate within the respective transistor 410, 412, 414. The capacitive elements illustrated in FIGS. 4, 6 and 12, are in effect acting as voltage sources. While the example pulser 400 illustrates capacitive elements to facilitate understanding, any suitable voltage source may be used.

The resistive element 424 (labeled R1) represents an internal serial resistive element of the pulser coupled to the load 426. The complex load 426, which may be formed by a plasma formed in plasma processing chamber, may be represented by capacitive element 428 (labeled C4) and resistive element 430 (labeled R2). As shown, the capacitive element 406 and transistor 414 form a first voltage stage 444 (e.g., module), and the capacitive element 404 and transistor 412 form a second voltage stage 442 (e.g., module). The pulser 400 also includes a third voltage stage 440 (e.g., module) having the capacitive element 402 and transistor 410. The output of the pulser 400 is coupled to a common node 480 that is coupled (e.g., capacitively coupled) to the complex load 426. While the pulser 400 is implemented with three voltage stages, the aspects of the present disclosure may be implemented with one, two, or more than three voltage stages. In some embodiments of a pulser 400, one or more of the voltage stages may be duplicated one or more times, such as a configuration that includes a first voltage stage 444, two or more second voltage stages 442, and a third voltage stage 440.

In some embodiments, the common node 480 and the load 426 are configured to be capacitively coupled to the support base 107, due to the delivery of RF power, provided to the support base 107, by the RF source 118. In some embodiments, the common node 480 may be configured to be capacitively coupled to a cathode RF feed provided through node 190 (FIG. 1). During plasma processing, the plasma 101 will act as the complex load 426.

In some embodiments, and as shown in FIG. 4, the pulser 400 may include a first voltage stage 444. The first voltage stage 444 has a first switch (e.g., combination of transistor 414, gate drive circuit 422, and trigger) with a first terminal coupled to a first terminal of a first voltage source (e.g., capacitive element 406) at node N9. A second terminal of the first switch is coupled to a ground reference at node N11. The first voltage stage 444 may further include a first transformer 470 with a core 476, a primary winding 472 coupled to a second terminal of the first voltage source 406 at node N10, and a secondary winding 474 with a first end coupled to the first ground reference via node N12. The primary winding of the first transformer is also coupled to the ground reference at node N11. The first voltage stage 444 may further include a first diode D3 in parallel with the primary winding 472 of the first transformer 470. A first end of the diode D3 may be coupled to the second terminal of the first voltage source 406 and the primary winding at node N10, and a second end of the diode D3 may be coupled to first terminal of the first switch 414 and the primary winding via node N12. The first transformer may have a first transformer ratio. The ratio of the transformer is the ratio between the number of primary turns (W_p) in the primary winding 472 to the number of secondary turns (W_s) in the secondary windings 474 with respect to each other. The transformer ratio (i.e., W_p:W_s) produces either a step-up voltage transformer (La, W_s>W_p) or a step-down voltage transformer (i.e., W_s<W_p).

In some embodiments, and as shown in FIG. 4, the pulser 400 may include a second voltage stage 442. The second voltage stage 442 has a second switch (e.g., combination of transistor 412, gate drive circuit 420, and trigger) with a first terminal coupled to a first terminal of a second voltage source (e.g., capacitive element 404) at node N5. A second terminal of the second switch is coupled to a second ground reference at node N7. The second voltage stage 442 may further include a second transformer 460 with a core 466, a primary winding 462 coupled to a second terminal of the second voltage source 404 at node N6, and a first end of a secondary winding 464 that is coupled to a second end of the secondary winding 474 of the first transformer 470. The primary winding of the second transformer 460 is also coupled to the ground reference at node N7. The second voltage stage 442 may further include a second diode D2 in parallel with the primary winding 462 of the second transformer 460. A first end of the diode D2 may be coupled to the second terminal of the second voltage source 404 and the primary winding at node N6, and a second end of the diode D2 may be coupled to first terminal of the second switch 412 and the primary winding via node N8. The second transformer 460 may have a second transformer ratio, as described above. In some embodiments of the pulser 400, such as a configuration where there are only two voltage stages (i.e., voltage stages 442 and 444), a second end of the secondary winding 464 of the second transformer 460 may be configured to be coupled to an electrode disposed within the processing chamber 100, such as the biasing electrode 104 through the common node 480.

In some embodiments, and as shown in FIG. 4, the pulser 400 may include a third voltage stage 440. The third voltage stage 440 has a third switch (e.g., combination of transistor 410, gate drive circuit 418, and trigger) with a first terminal coupled to a first terminal of a third voltage source (e.g., capacitive element 402) at node N1. A second terminal of the third switch is coupled to a third ground reference at node N3. The third voltage stage 440 may further include a third transformer 450 with a core 456, a primary winding 452 coupled to a second terminal of the third voltage source 402 at node N2, and a secondary winding 454 that has a first end coupled to the second end of the secondary winding 464 of the second transformer 460. The primary winding of the third transformer is also coupled to the ground reference at node N3. The third voltage stage 440 may further include a third diode D1 in parallel with the primary winding 452 of the third transformer 450. A first end of the diode D1 may be coupled to the second terminal of the third voltage source 402 and the primary winding at node N2, and a second end of the diode D1 may be coupled to first terminal of the third switch 410 and the primary winding via node N4. The third transformer may have a third transformer ratio, as is described above. In some embodiments of the pulser 400, as shown in FIG. 4, a second end of the secondary winding 454 of the third transformer 450 may be configured to be coupled to an electrode disposed within the processing chamber 100, such as the biasing electrode 104 through the common node 480.

In some embodiments, the core (e.g., 456, 466, 476) utilized in the transformers 450, 460, 470 of the modules 440, 442, 444 of the pulser 400 are used to adjust the output waveform that is possible for the pulser 400. The characteristics of the core (e.g., 456, 466, 476) dictate the maximum allowable switching frequency and pulse width of the output waveform that can be created by the pulser 400. Some of the characteristics of a core (e.g., 456, 466, 476) that can have an impact on the output waveform that is created by the pulser 400 include magnetic saturation flux density, magnetic flux swing, remnant flux density, cross sectional area, volume, and weight. In some embodiments, each of the cores (e.g., 456, 466, 476) has at least one of a magnetic saturation flux density of between 1.4 tesla (T) and 1.8 T, a magnetic flux swing of between 2.4 T and 3.6 T, a remnant flux density of between 0.2 T and 0.8 T, a cross sectional area of between 6 square centimeters (cm²) and 9 cm², a weight of between 2 kilograms (kg) and 4 kg, and a volume of between 700 cubic centimeters (cm³) and 1500 cm³.

In some embodiments, different cores (e.g., 456, 466, 476) may be used in different modules 440, 442, 444 of the pulser 400 in order to customize the characteristics of the output waveform. In some embodiments, each module 440, 442, 444 has its own ground reference. In some embodiments, the first, second and third transformer ratios in each the transformers 450, 460, 470 are the same. In other embodiments, one or more of the transformers in a pulser 400 has a different transformer ratio from the other transformers in the other stages within the pulser 400. In addition, each module being ground referenced also may reduce isolation breakdown (e.g., arcing) between the gate drive circuits at higher voltages, which can prove problematic in certain conventional pulser designs. In some embodiments, the output of each module 440, 442, 444 is tied to the same ground reference as the gate drive circuit input, so the pulser 400 may suffer less from electromagnetic interference during operation.

In some embodiments, the transformer ratio (i.e., first transformer ratio) of the first transformer may be the same as the transformer ratio (i.e., second transformer ratio) of the second transformer. In other embodiments, the transformer ratio of the first transformer may be different than the transformer ratio of the second transformer. For example, the first transformer ratio may be smaller than the second transformer ratio, or larger than the second transformer ratio. In some embodiments, the transformer ratio (i.e., third transformer ratio) of the third transformer may be the same as the transformer ratio of the first transformer and the second transformer. In other embodiments, the transformer ratio of the third transformer may be different than the transformer ratio of the first transformer and the second transformer. There may be any combination of transformer ratios among the transformers for each voltage stage 440, 442, 444 (e.g., module). The transformer ratio of the transforms may be modified to customize the output voltage waveform of the pulser 400 with different voltages and different pulse widths. Each module 440, 442, 444 can deliver a pulse, and each pulse seen at the common node 480 is dependent on the voltage stored in the capacitors 402, 404, 406 of the respective modules and the transformer ratio. Triggering multiple modules of a pulser 400 with varying transformer ratios may allow for the output signal shape and pulse width generated in the secondary windings of the modules to be modified to suit a desired IEDF. In some embodiments, the transformers (e.g., 450, 460, 470) of each of the voltage stages 440, 442, 444 (e.g., module) are connected in series.

As shown, each of the capacitive elements 402, 404, and 406 may be charged to a specific voltage, depending on the characteristics of the waveform being implemented. The transistor, gate drive circuit, and trigger in each module 440, 442, 444 may operate as a switch, controlled by the system controller 126. For example, each of the capacitive elements 402, 404, and 406 are charged to 800 volts when the gate drive circuit, and the trigger (e.g., transistor 410, 412, 414) in each module 440, 442, 444 operates as a closed switch. In some implementations, the capacitive elements 402, 404, and 406 may be charged to greater or lower voltages to implement different voltage levels for a waveform suitable for different implementations. In some embodiments, each of the voltage stages 440, 442, and 444 may have a modular design that facilitates easy replacement in case of malfunction. The operation of the pulser 400 for generating the waveform shown in FIG. 3A is described in more detail with respect to FIGS. 6-11.

Generated Voltage Waveform Examples

In some embodiments, transistors 410, 412, and 414 may be triggered by a gate signal in different time instances, to increase the switching frequency and address the limited switching frequency of the commercial transistors in the delivery of voltage pulses in various processing applications, such as plasma etching applications. In this manner, output voltages can be obtained at different time stamps, thereby increasing the effective switching frequency at the output (e.g., common node 480) and effectively working around the switching frequency limitation of typical commercial transistors. In some embodiments, some of the parameters of the gate signal that is applied to the transistors 410, 412, and 414 may be changed. For example, the trigger gate signal start time and/or trigger gate signal width may be modified to enable output voltages with different waveform characteristics to be produced, as illustrated and described herein. In some embodiments, multiple different DC power modules that enable output voltages with different amplitudes at an electrode within the processing chamber 100 may be coupled to modules 440, 442, and 444, for example, at the common node 480, which is coupled to the biasing electrode 104, and capacitively coupled to the complex load 426. In some embodiments, the varying duty cycle ratios among modules 440, 442, and 444 can lead to output voltages with different peak amplitudes in a pulse. In addition, the gate signals applied to the modules 440, 442, and 444 may be triggered in such a way as to create overlap in the generated voltage waveform, which may assist in enabling a more preferred IEDF of the output waveform.

FIG. 5A is a graph showing states of switches (e.g., transistors 410, 412, 414) and the generated voltage of a pulser 400 during a mode of operation, in accordance with certain embodiments of the present disclosure. The magnitudes of the voltage associated with the various modes of operation and circuit elements illustrated in FIGS. 5-11D are intended to provide examples of voltages that may be established during the generation of a pulsed waveform and are not intended to be limiting as to the scope of the disclosure provided herein. Graph 500A is a diagram showing the state of each of the transistors 410, 412, and 414 (e.g., Q1, Q2, Q3) when a gate signal (e.g., trigger) is applied to each of their respective gate drive circuits 418, 420422 simultaneously (e.g., gate driver 418 triggers transistor 410, gate driver 420 triggers transistor 412, gate driver 422 triggers transistor 414). The applied gate signal may be a Transistor-Transistor Logic (TTL) signal, and may be between 1.5V and 5V. In some embodiments, the system controller 126 may control application of a gate signal to the gate drive circuits 418, 420422 to activate the transistors 410, 412, and 414 of the modules 440, 442, and 444. In graph 500A in FIG. 5A, a gate signal (e.g., V₁) is applied simultaneously (e.g., between times T₁ and T₂) to each of the modules 440, 442, and 444, respectively, and each module generates a pulse trigger TR1, TR2, TR3. Module 440 generates pulse TR1, module 442 generates pulse TR2, and module 444 generates pulse TR3. Graph 500B shown in FIG. 5B illustrates the voltage (e.g., V₂) seen at the common node 480 between times T₁ and T₂ as a result of the generated pulses P1, P2, P3. The pulse may be repeated during interval T₃ and T₄ as illustrated. Triggering multiple modules of a pulser 400 simultaneously may allow for the output voltage at the common node 480 (e.g., voltage at load 426) to be increased. For example, if each module of the pulser generated a 1200V pulse in the secondary winding portion of each transformer 450, 460, 470, then the electrode coupled to the common node 480 would see 3600V, as the voltages of each of the simultaneous pulses P1, P2, P3 would be added together.

FIG. 6 illustrates a further simplified schematic of the pulser 400 that is illustrated in FIG. 4, and illustrates an example of a mode of operation of a pulser 400, in accordance with certain embodiments of the present disclosure. The mode of operation and circuit elements illustrated in FIG. 6 illustrates an example of how different voltages may be established during different times during the generation of a pulsed waveform, and thus is not intended to be limiting as to the scope of the disclosure provided herein. Other embodiments may include other combinations of modules 440, 442, and 444 being triggered simultaneously or at different times by their respective gate drive circuits 418, 420, and 422, in order to generate desired voltages at the common node 480 at different times during processing. In the example illustrated in FIG. 6, the transistors 410, 412, and 414 are represented by and functionally operate as switches. In this example, only a gate drive 418 of the module 440 is triggered by a gate signal command provided by the system controller 126 and thus the switch representing the transistor 410 is closed. In this example, the gate drive circuit 420 of the second module 442 and the gate drive circuit 422 of the third module 444 are not triggered by a gate signal command provided by the system controller 126, and thus the switches representing the transistors 412 and 414 remain open.

FIG. 7A is a graph showing states of a transistor 410 (e.g., Q1) of the pulser 400 during the mode of operation illustrated in the schematic configuration illustrated in FIG. 6, in accordance with certain embodiments of the present disclosure. In FIGS. 5A, 5B, and 7A-9B, V1 represents a gate signal, which may be a TTL signal (e.g., between 1.5V and 5V), and V2 represents the output voltage, which may be adjusted as described herein. As described above, applying a switching signal (e.g., gate signal) closes a switch (e.g., transistor 410) to enable the generation of a pulse. Graph 700A in FIG. 7A illustrates the state of the transistor 410 when a gate signal is applied to the transistor by the gate drive circuit 418 (e.g., between times T1 and T2). In graph 700A, a gate signal (e.g., V1) is applied to the gate drive circuit 418 in module 440 as a trigger pulse TR1, and thus only the triggered module 440 generates a pulse P1, which is illustrated in FIG. 700B. Graph 700B shown in FIG. 7B illustrates the voltage (e.g., V2) seen at the common node 480 between times T1 and T2 as a result of the generated voltage pulse P1 by the module 440. In contrast to the example above, where multiple modules of a pulser 400 are triggered simultaneously, triggering only a single module generates a smaller output voltage, because the other modules are not generating a pulse voltage at the same time. When more than one module is generating a pulse voltage simultaneously, the generated pulses will be added together due to the serial connection of the secondary windings of each module that extends from the ground connected at node N11 to the common node 480. Thus, in some embodiments, a pulser using multiple modules simultaneously may be able to generate a higher pulse than a pulser using only a single module. As shown in FIG. 7B, the pulse may be repeated during the time interval between T3 and T4. For example, if each module of the pulser is configured to generate a 1200V pulse in the secondary winding connected to each module, then the common node 480 would see only 1200V in this example, as only one module (e.g., module 440) is commanded to generate a pulse.

FIG. 8A is a graph showing states of switches (e.g., transistors 410, 412, 414) as a function of time that are used to generate a voltage pulse from the pulser 400 during another example of a mode of operation, in accordance with certain embodiments of the present disclosure. Graph 800A is a diagram showing the state of each of the transistors 410, 412, and 414 (e.g., Q1, Q2, Q3) when a gate signal is applied to each of their respective gate drive circuits 418, 420422 at different times. In some embodiments, the system controller 126 may control the application of a gate signal to each of the gate drive circuits 418, 420, 422 to activate each of the transistors 410, 412, and 414 of the modules 440, 442, and 444 at desired times within a pulsing sequence. In graph 800A, a gate signal (e.g., V1) is applied first to module 440 to generate pulse trigger TR1 between times T1 and T2, then to module 442 to generate pulse trigger TR2 between times T3 and T4, and finally to module 444 between T5 and T6 to generate trigger TR3. Graph 800B, shown in FIG. 8B, illustrates the voltage (e.g., V2) seen at the common node 480 as a result of the generated voltage pulses P1, P2, P3 during their respective time intervals. Triggering multiple modules of a pulser 400 consecutively may allow for the frequency of the output voltage to be increased. The pulses may be repeated during intervals T7-T8, T9-T10 and T11-T12 as illustrated. In some embodiments, due to the sequential delivery of pulses from each module within the pulser, the pulsing frequency (F1) provided by the pulser 400 can achieve an output pulse frequency that masks switching hardware frequency (F2) limitations found in each module, since the hardware in each module need only deliver a pulse at its spot within the sequence of pulses (e.g., every third pulse in the sequence in FIG. 8B) and thus prevents each module from exceeding its capability to reliably deliver pulses at frequencies (F1) that exceed the hardware's functional limits (e.g., voltage limitations, switching frequency limitations, and other limitations of the transistors 410, 412, and 414). During a pulse, the voltage waveform may experience some amount of ringing (e.g., 802), as a result of the long wires and the associated stray inductance. The amount of ringing may be adjusted and/or minimized by the design of the pulser 400 and processing system 100 that is utilized.

FIG. 9A is a graph showing states of switches (e.g., transistors 410, 412, 414) of the pulser 400 during another example of a mode of operation, in accordance with certain embodiments of the present disclosure. Graph 900A is a diagram showing the state of each of the transistors 410, 412, and 414 (e.g., Q1, Q2, Q3) when gate signals are applied to each of the respective gate drive circuits 418, 420, 422 at different times. In some embodiments, the system controller 126 may control application of a gate signal to the gate drive circuits 418, 420, 422 to activate the transistors 410, 412, and 414 of the modules 440, 442, and 444. As shown in in FIG. 9A, the system controller 126 may send to the gate drive circuits 418, 420, 422 gate signals that have different pulse widths. In graph 900A, a gate signal (e.g., V1) is applied first to module 440 to generate trigger pulse TR1 between times T1 and T2. Another gate signal (e.g., V1) is applied to module 442 to generate trigger pulse TR2 between times T3 and T4. A third gate signal (e.g., V1) is applied to module 444 between times T5 and T6 to generate trigger pulse TR3. Graph 800B, as shown in FIG. 9B, illustrates the voltage (e.g., V2) seen at the common node 480 as a result of the generated voltage pulses P1, P2, P3 during their respective intervals defined by the signals provided by the system controller 126. The width of each pulse P1, P2, and P3 provided to the common node 480 is different as a result of the varied pulse widths of the applied gate signals. In this manner, an output waveform can include generated pulses that each have a different pulse width that are provided at a desired time within a pulse sequence. Triggering multiple modules of a pulser 400 using different gate signals with different pulse widths may allow for the output signal shape and pulse width to be modified to suit a desired IEDF. The pulses may be repeated during intervals T7-T8, T9-T10, and T11-T12 as illustrated.

FIG. 10A is a graph showing states of switches (e.g., transistors 410, 412, 414) of the pulser 400 during another example of a mode of operation, in accordance with certain embodiments of the present disclosure. In FIGS. 10A and 10B, V1 represents a gate signal, which may be a TTL signal (e.g., between 1.5V and 5V), and V2, V3, V4 represent the output voltages (e.g., 1000V, 2000V, 3000V). Graph 1000A is a diagram illustrating the state of each of the transistors 410, 412, and 414 (e.g., Q1, Q2, Q3) when different gate signals are applied to each of the respective gate drive circuits 418, 420, 422 at different times. In some embodiments, the system controller 126 may control the application of gate signals provided to the gate drive circuits 418, 420, 422 to activate the transistors 410, 412, and 414 of the modules 440, 442, and 444. The system controller 126 may send to the gate drive circuits 418, 42Q 422 gate signals with different pulse widths. In graph 1000A, a gate signal (e.g., V1) is applied first to module 440 to generate trigger pulse TR1 between times T1 and T2. Another gate signal (e.g., V1) is applied to module 442 to generate trigger pulse TR2 between times T3 and T4. A third gate signal is applied to module 444 between times T5 and T6 to generate trigger pulse TR3. Graph 1000B, shown in FIG. 10B, illustrates the voltage generated at the common node 480 as a result of the pulses P1, P2, P3 generated by each module 440, 442, and 444 during their respective time interval. During the time interval between times T1 and T2, pulse P1 includes a voltage V3 due to the delivery of the voltage (Vs1) stored in the capacitive element 402 (e.g., voltage source) to the primary windings 452, which generates at the secondary winding 454 the voltage V3 due to the first transformer ratio of the transformer 450. During the time interval between times T3 and T4, pulse P2 includes a voltage V4 due to the delivery of the voltage (Vs2) stored in the capacitive element 404 (e.g., voltage source) to the primary windings 462, which generates at the secondary winding 464 the voltage V4 due to the second transformer ratio of the transformer 460. During the time interval between times T5 and T6, pulse P3 includes a voltage V2 due to the delivery of the voltage (Vs3) stored in the capacitive element 406 (e.g., voltage source) to the primary windings 472, which generates at the secondary winding 474 the voltage V2 due to the first transformer ratio of the first transformer 470. The width and magnitude of each pulse P1, P2, and P3 is different as a result of the varied pulse widths applied and the different transformer ratios and/or input voltages applied by the use of the transformers 450, 460, and 470, respectively. In this manner, output waveforms with different voltages and different pulse widths can be generated, which may enable a more preferred IEDF of the output waveform. In one example, the modules can include transformers that each have the same transformer ratio, while the voltage input sources are configured to provide different peak input voltages, so that different peak voltage levels can be generated in the output voltage waveform pulses P1, P2, and P3. In another example, the modules include transformers that each have a different transformer ratio, while the voltage input sources are each configured to provide the same peak input voltage, so that different peak voltage levels can be generated in the output voltage waveform pulses P1, P2, and P3. Triggering multiple modules of a pulser 400 using input voltages and different gate signals with different pulse widths may allow for the output signal shape and pulse width to be modified to suit a desired IEDF. The pulses may be repeated during intervals T7-T8, T9-T10, and T11-T12 as illustrated.

FIG. 11A is a graph showing states of switches (e.g., transistors 410, 412, 414) of the pulser 400 during another example of a mode of operation, in accordance with certain embodiments of the present disclosure. In FIGS. 11A-11D, V1 and V5 each represent a gate signal, which may be a TTL signal (e.g., between 1.5V and 5V), and V2, V3, V4, V6, V7_represent the output voltages (e.g., 1000V, 2000V, 3000V). Graph 1100A is a diagram showing the state of each of the transistors 410, 412, and 414 (e.g., Q1, Q2, Q3) when a gate signal is applied to each of their respective gate drive circuits 418, 420, 422 so that they overlap. In some embodiments, the system controller 126 delivers a gate signal to the gate drive circuits 418, 420, 422 to activate the transistors 410, 412, and 414 of the modules 440, 442, and 444 to generate the pulse sequence shown in FIG. 11B. The system controller 126 may send to the gate drive circuits 418, 420, 422 gate signals that include pulses that overlap in time. In graph 1100A, a gate signal (e.g., V1) is applied first to module 440 to generate trigger pulse TR1 between times T1 and T2. Another gate signal is applied to module 442 to generate trigger pulse TR2 between times T1 and T3. A third gate signal is applied to module 444 between times T1 and T4 to generate trigger pulse TR3. Here, the time interval between times T1 and T2 includes overlapping gate signals (e.g., V1) provided to gate drive circuits 418, 420, 422, continued overlapping gate signals (e.g., V1) provided to gate drive circuits 420, 422 within the time interval between times T2 and T3, and a continuing gate signal (e.g., V1) provided to gate drive circuit 422 during the time interval between T3 and T4. Graph 1100B, as shown in FIG. 11B, illustrates the voltage pulse created as a result of the generated voltage pulses P1, P2, P3 during their respective time intervals illustrated in FIG. 11A. During the time interval between times T1 and T2, a first portion of a pulse is generated that includes pulses P1, P2 and P3 generated by the modules 440, 442, 444 to create a portion of the pulse that has a voltage V₂. During the time interval between times T2 and T3, a second portion of the pulse is generated that includes pulses P2 and P3 generated by the modules 442, 444 to create a portion of the pulse that has a voltage V3. During the time interval between times T3 and T4, a third portion of the pulse is generated that includes pulse P3 generated by the modules 444 to create a portion of the pulse that has a voltage V4. The portions of a pulse may be repeated during time intervals T5 and T6, T6 and T7, and T7, and T8, as illustrated in FIG. 11B. In some embodiments, the pulses P1, P2, P3 provided to the gate drive circuits 418, 420, 422 are generated by the system controller so that at least portion of two or more pulses overlap in time. As described herein, the transformer ratio of the transformers in the modules 440, 442, 444 may be modified to customize the output voltage waveform of the pulser 400 with different voltages and different pulse widths. Triggering multiple modules of a pulser 400 with varying transformer ratios may allow for the output signal shape and pulse width so that they overlap which may allow for the generation of a waveform that may enable a desired IEDF distribution during plasma processing.

FIG. 11C is a graph showing states of switches (e.g., transistors 410, 412, 414) of the pulser 400 during another example of a mode of operation, in accordance with certain embodiments of the present disclosure. Varying the gate signal that is provided to the gate drive circuits 418, 420, 422 by the system controller 126 is used to activate the transistors 410, 412, and 414 of the modules 440, 442, and 444 to enable a voltage waveform that steps up, or steps down, in voltage to allow the generation of a waveform that enables a desired IEDF distribution. The timing of the gate signals applied to the gate drive circuits 418, 420, 422 may be manipulated to control the overlap of the voltage pulses P1, P2, P3 provided by each module 440, 442, and 444 to generate different types of waveforms to form a more preferred IEDF during plasma processing. Graph 1100D (FIG. 11D) illustrates an example of a voltage waveform that steps down at time T10, and steps up at time T11, as a result of the applied trigger pulses TR4, TR5, TR6. Graph 1100D is a diagram showing the state of each of the transistors 410, 412, and 414 (e.g., Q1, Q2, Q3) when a different gate signal is applied to each of their respective gate drive circuits 418, 420, 422 so that they overlap. In some embodiments, the system controller 126 may control application of a gate signal to the gate drive circuits 418, 420, 422 to activate the transistors 410, 412, and 414 of the modules 440, 442, and 444. The gate drive circuits 418, 420, 422 may apply gate signals so that the pulses overlap. In graph 1100C, a gate signal (e.g., V5) is applied first to module 440 to generate trigger pulse TR4 between times T9 and T10, then to module 442 to generate trigger pulse TR5 between times T10 and T11, and finally to module 444 between times T11 and T12 to generate trigger pulse TR6. Here, the interval between times T9 and T10 overlaps with the interval between times T10 and T11, and the interval between times T10 and T11 overlaps with the interval between times T11 and T12. Graph 1100D illustrates the voltage seen at the common node 480 as a result of the generated pulses P1, P2, P3 during their respective intervals. During the interval between times T9 and T10, pulse P1 generates a voltage V6. During the interval between times T10 and T11, pulse P2 generates a voltage V7. During the interval between times T11 and T12, pulse P3 generates a voltage V6. The pulses may be repeated during intervals T13-T14, T14-T15 and T15-T16 as illustrated. In this example, pulses P4 and P6 both include a higher voltage (e.g., V6) than the voltage included in pulse P5 (e.g., V7,), as illustrated. Triggering multiple modules of a pulser 400 where modules can generate different voltages may allow for the generation of various waveforms that may enable a desired IEDF distribution.

FIG. 12 illustrates a charging circuit 1200 used to charge a capacitive element 1212, in accordance with certain aspects of the present disclosure. The capacitive element 1212 may correspond to any one of capacitive elements 402, 404, and 406. In other words, a charging circuit (e.g., similar to charging circuit 1200) may be implemented for each of capacitive elements 402, 404, and 406 to charge the capacitive elements to their respective voltages, as described herein. The charging circuit 1200 may include an inverter 1202 for converting a DC voltage to an alternating current (AC) voltage. The AC voltage may be provided to a primary winding 1206 of a transformer 1204. The transformer may generate an AC voltage at the secondary winding 1208 having a higher voltage than the AC voltage at the primary winding 1206. For example, to charge capacitive element 1202, the AC voltage at the secondary winding 1208 may have a peak voltage of 1200 volts. The AC voltage at the secondary winding 1208 may be provided to a rectifier 1210 to generate a DC signal used to charge the capacitive element 1212.

Voltage Waveform Generation Examples

FIG. 13 is a process flow diagram illustrating a method 1300 of waveform generation, in accordance with certain embodiments of the present disclosure. The method 1300 may be performed by a waveform generation system, including a waveform generator such as the pulser 400 and/or control circuitry such as the system controller 126. The method 1300 discussion below is described in conjunction with the schematic of the pulser 400 that is illustrated in FIG. 4. As discussed above, in some embodiments, the common node 480 illustrated in FIG. 4 is configured to be coupled to an electrode within the plasma processing system 100.

At activity 1302, the waveform generator (e.g., pulser 400) delivers a first pulse from a first voltage stage 444 at a first time. Delivering a first pulse from the first voltage stage will include generating a first voltage pulse at a common node 480 by closing a first switch (e.g., transistor 414) that is coupled to the first voltage source 406 and the first transformer 470. The first voltage source 406 is configured to provide a first voltage V_P1 to the primary winding 472 of the first transformer 470. The first transformer has a first transformer ratio, and thus a second voltage V_T2 is formed in the secondary winding 474 of the first transformer, where the second voltage V_T2 is equal to the first voltage V_P1 times the transformer ratio. The common node 480, which is coupled to a first terminal of a secondary winding 474, will then see the formed first pulse that includes the provided second voltage V_T2.

At activity 1304, the waveform generator (e.g., pulser 400) delivers a second pulse from a second voltage stage 442 at a second time. Delivering a second pulse from a second voltage stage 442 will include generating a second voltage pulse at the common node 480 by closing a second switch (e.g., transistor 412) that is coupled to the second voltage source 404 and the second transformer 460. The second voltage source 404 is configured to provide a third voltage V_P3 to the primary winding 462 of the second transformer 460. The second transformer has a second transformer ratio, and thus a fourth voltage V_T4 is formed in the secondary winding 464 of the second transformer, where the fourth voltage V_T4 is equal to the third voltage V_P3 times the second transformer ratio. The common node 480, which is coupled to a first terminal of a secondary winding 464, will then see the formed second pulse that includes the provided fourth voltage V_T4. When a second module 442 delivers the second pulse, the second pulse may be combined with the generated first pulse provided in activity 1302 as desired, such as one or more of the pulsing configurations discussed above in relation to FIGS. 5A-11D.

At activity 1306, the waveform generator (e.g., pulser 400) delivers a third pulse from a third voltage stage 440 at a third time. Delivering a third pulse from a third voltage stage 440 will include generating a third voltage pulse at the common node 480 by closing a third switch (e.g., transistor 410) that is coupled to the third voltage source 402 and the third transformer 450. The third voltage source 402 is configured to provide a fifth voltage V_P5 to the primary winding 452 of the third transformer 450. The third transformer has a third transformer ratio, and thus a sixth voltage V_T6 is formed in the secondary winding 464 of the second transformer, where the fourth voltage V_T6 is equal to the fifth voltage V_P5 times the third transformer ratio. The common node 480, which is coupled to a first terminal of a secondary winding 454, will then see the formed third pulse that includes the provided sixth voltage V_T6. When a third module 442 delivers the third pulse, the third pulse may be combined with the generated first and/or second pulses provided in activities 1302 and 1304 as desired, such as one or more of the pulsing configurations discussed above in relation to FIGS. 5A-11D.

In some embodiments of method 1300, activities 1302, 1304, 1306 may each be separated by a time interval. In other embodiments of method 1300, the delivery of the pulses provided during activities 1302, 1304, 1306 may be at least partially overlapping, as is described above. As described herein, the method 1300 referred to in FIGS. 5A-5B and 7A-11D may involve triggering multiple modules of a pulser 400 with varying transformer ratios during plasma processing to customize the output voltage waveform of the pulser 400 with different voltages and different pulse widths, in order to enable the generation of a waveform that may enable a desired IEDF distribution during plasma processing.

In some embodiments, the third transformer ratio may be the same as the first transformer ratio or the second transformer ratio. In other embodiments, the third transformer ratio may be different from the first transformer ratio and the second transformer ratio. As noted above, in some embodiments, the first transformer ratio, the second transformer ratio and the third transformer ratio are all the same or are all different from each other. In one example, the transformer ratios may be within a range between 1:1 and 1:4, such as between 1:1.5 and 1:4. In an alternate example, the transformer ratios may be within a range between 4:1 and 1:1, such as between 2:1 and 1.5:1.

In some embodiments, the first voltage V_P1, third voltage V_P3, and fifth voltage V_P5, which are provided by the first voltage source 406, second voltage source 404 and third voltage source 402, respectively, are all set at the same voltage level (e.g. +100 to +800 volts). In some embodiments, one or more of the first voltage V_P1, third voltage V_P3, and fifth voltage V_P5 are set to different voltage levels. In one example, the first voltage V_P1, third voltage V_P3, and fifth voltage V_P5 are set to a voltage level ranging from +100 to +800 volts. In another example, the first voltage V_P1, third voltage V_P3, and fifth voltage V_P5 are set to a voltage level from 100 to 10,000 volts, such as 100 to 1,000 volts. In some embodiments, the polarity of the output voltage seen at the common node 480 may be negative, and may be changed, so that the voltage polarity is positive.

The processing chamber 100 includes a system controller 126 which includes a central processing unit (CPU) 133, a memory 134, and support circuits 135, as described above. In some embodiments, memory 134 may be a computer readable medium memory configured to store instructions (e.g., computer-executable code) that when executed by the CPU 133, cause the processing chamber 100 to perform the operations illustrated in FIG. 13 and described above, or other operations for performing the various techniques discussed herein for providing a voltage waveform.

In some embodiments, the CPU 133 has circuitry configured to implement the code stored in the computer-readable medium/memory 134. For example, the circuitry includes circuitry for delivering a first pulse from a first voltage stage (e.g., 444) at a first time and delivering a second pulse from a second voltage stage (e.g., 442) at a second time. In some embodiments, the circuitry includes circuitry for delivering a third pulse from a third voltage stage (e.g., 440) at a third time.

Additional Considerations

The term “coupled” is used herein to refer to the direct or indirect coupling between two objects. For example, if object A physically touches object B and object B touches object C, then objects A and C may still be considered coupled to one another—even if objects A and C do not directly physically touch each other. For instance, a first object may be coupled to a second object even though the first object is never directly physically in contact with the second object.

While the foregoing is directed to embodiments of the present disclosure, other and further embodiments of the disclosure may be devised without departing from the basic scope thereof, and the scope thereof is determined by the claims that follow.

Claims

1. A waveform generator, comprising: a first voltage stage having: a first voltage source;a first switch, wherein a first terminal of the first voltage source is coupled to a first terminal of the first switch;a first ground reference, wherein a second terminal of the first switch is coupled to the first ground reference;a first transformer having a first transformer ratio, the first transformer comprising: a primary winding coupled to a second terminal of the first voltage source and the first ground reference; anda secondary winding including a first end and a second end, whereinthe first end is coupled to the first ground reference; anda second voltage stage comprising: a second voltage source;a second switch, wherein a first terminal of the second voltage source is coupled to a first terminal of the second switch;a second ground reference, wherein a second terminal of the second switch is coupled to the second ground reference;a second transformer having a second transformer ratio, the second transformer comprising: a primary winding coupled to a second terminal of the second voltage source and the second ground reference; anda secondary winding including a first end and a second end, wherein the first end of the secondary winding of the second transformer is coupled to the second end of the secondary winding of the first transformer and the second end of the secondary winding of the second transformer is configured to be coupled to a load through a common node, wherein the secondary winding of the first transformer is coupled in series with the secondary winding of the second transformer, and wherein the primary winding of the first transformer is not coupled to the primary winding of the second transformer.

2. The waveform generator of claim 1, wherein the first voltage stage further comprises a first diode coupled in parallel with the primary winding of the first transformer, wherein the second voltage stage further comprises a second diode coupled in parallel with the primary winding of the second transformer, wherein the first diode is coupled to a first node and a second node, wherein the first node is between the second terminal of the voltage source and a first terminal of the primary winding, and wherein the second node is between the first terminal of the first switch and a second terminal of the primary winding.

3. The waveform generator of claim 1, wherein the first voltage stage further comprises a first diode coupled in parallel with the primary winding of the first transformer, wherein the second voltage stage further comprises a second diode coupled in parallel with the primary winding of the second transformer, and wherein the first diode comprises a body diode of the first switch or the second diode comprises a body diode of the second switch.

4. The waveform generator of claim 1, wherein the first transformer ratio is different than the second transformer ratio.

5. The waveform generator of claim 4, wherein the first transformer ratio is smaller than the second transformer ratio.

6. The waveform generator of claim 4, wherein the first transformer ratio is greater than the second transformer ratio.

7. The waveform generator of claim 1, wherein the first voltage source comprises a capacitive element.

8. The waveform generator of claim 1, wherein the common node is configured to be capacitively coupled to a plasma formed in a processing region of a plasma processing system.

9. The waveform generator of claim 8, wherein the common node is coupled to a biasing electrode disposed within a substrate support disposed within the plasma processing system.

10. The waveform generator of claim 1, further comprising a third voltage stage comprising: a third voltage source;a third switch, wherein a first terminal of the third voltage source is coupled to a first terminal of the third switch;a third ground reference, wherein a second terminal of the third switch is coupled to the third ground reference;a third transformer having a third transformer ratio, the third transformer comprising: a primary winding coupled to a second terminal of the third voltage source and the third ground reference; anda secondary winding including a first end and second end, the first end coupled to the second end of the secondary winding of the second transformer and the second end of the third transformer is configured to be coupled to the load through the common node; anda third diode coupled in parallel with the primary winding of the third transformer.

11. The waveform generator of claim 1, wherein the first switch is coupled between a first end of the primary winding of the first transformer and a second end of the primary winding of the first transformer.

12. The waveform generator of claim 1, wherein the first voltage source and the second voltage source are each configured to provide different voltages.

13. The waveform generator of claim 1, wherein a voltage at the first voltage source and a voltage at the second voltage source are individually adjustable.

14. A waveform generator, comprising: a first voltage stage comprising: a first voltage source;a first switch, wherein a first terminal of the first voltage source is coupled to a first terminal of the first switch;a first ground reference, wherein a second terminal of the first switch is coupled to the first ground reference;a first transformer having a first transformer ratio, the first transformer comprising: a primary winding coupled to a second terminal of the first voltage source and the first ground reference; anda secondary winding including a first end and a second end, wherein the first end is coupled to the first ground reference; anda second voltage stage comprising: a second voltage source;a second switch, wherein a first terminal of the second voltage source is coupled to a first terminal of the second switch;a second ground reference, wherein a second terminal of the second switch is coupled to the second ground reference;a second transformer having a second transformer ratio, the second transformer comprising: a primary winding coupled to a second terminal of the second voltage source and the second ground reference; anda secondary winding including a first end and a second end, wherein the first end of the secondary winding of the second transformer is coupled to the second end of the secondary winding of the first transformer and the second end of the secondary winding of the second transformer is configured to be coupled to a load through a common node, wherein the secondary winding of the first transformer is coupled in series with the secondary winding of the second transformer, and wherein the first voltage stage further comprises a first diode coupled in parallel with the primary winding of the first transformer, and the second voltage stage further comprises a second diode coupled in parallel with the primary winding of the second transformer.

15. The waveform generator of claim 14, wherein the primary winding of the first transformer is not coupled in parallel with the primary winding of the second transformer.

16. A waveform generator, comprising: a first voltage stage comprising: a first voltage source;a first switch, wherein a first terminal of the first voltage source is coupled to a first terminal of the first switch;a first ground reference, wherein a second terminal of the first switch is coupled to the first ground reference;a first transformer having a first transformer ratio, the first transformer comprising: a primary winding coupled to a second terminal of the first voltage source and the first ground reference; anda secondary winding including a first end and a second end, wherein the first end is coupled to the first ground reference; anda second voltage stage comprising: a second voltage source;a second switch, wherein a first terminal of the second voltage source is coupled to a first terminal of the second switch;a second ground reference, wherein a second terminal of the second switch is coupled to the second ground reference;a second transformer having a second transformer ratio, the second transformer comprising: a primary winding coupled to a second terminal of the second voltage source and the second ground reference; anda secondary winding including a first end and a second end, wherein the first end of the secondary winding of the second transformer is coupled to the second end of the secondary winding of the first transformer and the second end of the secondary winding of the second transformer is configured to be coupled to a load through a common node, wherein the secondary winding of the first transformer is coupled in series with the secondary winding of the second transformer, wherein the first switch comprises a transistor that is a metal-oxide-semiconductor field-effect transistor (MOSFET), and a gate drive circuit, and wherein the first switch is coupled between a first end of the primary winding of the first transformer and a second end of the primary winding of the first transformer.

17. The waveform generator of claim 16, wherein the primary winding of the first transformer is not coupled in parallel with the primary winding of the second transformer.

18. A method of generating a voltage waveform, comprising: generating a first voltage pulse at a common node at a first time by closing a first switch that has a first terminal and a second terminal, wherein: the first terminal of the first switch is coupled to a first terminal of a first voltage source;a second terminal of the first voltage source is coupled to a first terminal of a primary winding of a first transformer, the first transformer having a first transformer ratio;the second terminal of the first switch is coupled to a second terminal of the primary winding of the first transformer and to ground; andthe common node is coupled to a first terminal of a secondary winding of the first transformer; andgenerating a second voltage pulse at the common node at a second time by closing a second switch that has a first terminal and a second terminal, wherein: the first terminal of the second switch is coupled to a first terminal of a second voltage source;a second terminal of the second voltage source is coupled to a first terminal of a primary winding of a second transformer, the second transformer having a second transformer ratio;the second terminal of the first switch is coupled to a second terminal of the primary winding of the second transformer and to ground;a first bias voltage is generated by the second voltage source between the first terminal and the second terminal of the second voltage source; anda first terminal of a secondary winding of the second transformer is coupled to a second terminal of the secondary winding of the first transformer,wherein the common node is disposed between the first terminal of the secondary winding of the first transformer and a load, wherein the secondary winding of the first transformer is coupled in series with the secondary winding of the second transformer, and wherein the primary winding of the first transformer is not coupled to the primary winding of the second transformer.

19. The method of claim 18, wherein the first voltage pulse and the second voltage pulse overlap in time.

20. The method of claim 18, wherein the common node is coupled to a biasing electrode disposed within a substrate support disposed within a plasma processing system.

21. The method of claim 18, wherein the first transformer ratio is different than the second transformer ratio.

22. The method of claim 18, wherein the first time overlaps with the second time.

23. The method of claim 18, further comprising: generating a third voltage pulse at the common node at a third time by closing a third switch that has a first terminal and a second terminal, wherein: the first terminal of the third switch is coupled to a first terminal of a third voltage source;a second terminal of the third voltage source is coupled to a first terminal of a primary winding of a third transformer, the third transformer having a third transformer ratio;the second terminal of the third switch is coupled to a second terminal of the primary winding of the third transformer and to ground;a second bias voltage is generated by the third voltage source between the first terminal and the second terminal of the third voltage source; anda first terminal of a secondary winding of the second transformer is coupled to a second terminal of the secondary winding of the first transformer.

24. The method of claim 23, wherein the third transformer ratio is different than the first transformer ratio and the second transformer ratio.

25. A non-transitory computer-readable medium for generating a waveform, comprising instructions executable by one or more processors to generate a first voltage pulse at a common node at a first time by closing a first switch that has a first terminal and a second terminal, wherein: the first terminal of the first switch is coupled to a first terminal of a first voltage source;a second terminal of the first voltage source is coupled to a first terminal of a primary winding of a first transformer, the first transformer having a first transformer ratio;the second terminal of the first switch is coupled to a second terminal of the primary winding of the first transformer and to ground; andthe common node is coupled to a first terminal of a secondary winding of the first transformer; andgenerate a second voltage pulse at the common node at a second time by closing a second switch that has a first terminal and a second terminal, wherein: the first terminal of the second switch is coupled to a first terminal of a second voltage source;a second terminal of the second voltage source is coupled to a first terminal of a primary winding of a second transformer, the second transformer having a second transformer ratio;the second terminal of the first switch is coupled to a second terminal of the primary winding of the second transformer and to ground;a first bias voltage is generated by the second voltage source between the first terminal and the second terminal of the second voltage source; anda first terminal of a secondary winding of the second transformer is coupled to a second terminal of the secondary winding of the first transformer,wherein the common node is disposed between the first terminal of the secondary winding of the first transformer and a load, and wherein the secondary winding of the first transformer is coupled in series with the secondary winding of the second transformer.