Claims
- 1. An integrated circuit, comprising:an interlevel dielectric having openings therein, said opening having sidewalls; a patterned metal interconnect layer disposed within and extending out of said openings adjacent said interlevel dielectric; a wetting layer of a material which lowers the melting temperature of said patterned metal interconnect layer interposed between said metal layer and said dielectric and disposed onto said dielectric and said sidewalls to lower the melting temperature of said patterned metal interconnect layer disposed within said openings; and a barrier layer interposed between said wetting layer and said metal layer only on an upper surface of said interlevel dielectric.
- 2. The integrated circuit of claim 1, wherein said wetting layer comprises a silicon-containing compound.
- 3. The integrated circuit of claim 2, wherein the portion of said patterned metal layer in said openings has a graded concentration, the grading predominantly corresponding to the result of diffusion of silicon from said wetting layer on said sidewalls of said openings and not from the bottom of said openings.
- 4. The integrated circuit of claim 2, wherein said metal layer consists essentially of aluminum alloy.
CROSS REFERENCE TO PRIOR APPLICATIONS
This application is a division of Ser. No. 09/016,118, filed Jan. 30, 1998, U.S. Pat. No. 6,143,645, and claiming priority based upon Provisional Application No.60/037,123, filed Feb. 3, 1997.
US Referenced Citations (2)
Number |
Name |
Date |
Kind |
5355020 |
Lee et al. |
Oct 1994 |
|
5594278 |
Uchiyama |
Jan 1997 |
|
Foreign Referenced Citations (1)
Number |
Date |
Country |
406291082-A |
Oct 1994 |
JP |
Provisional Applications (1)
|
Number |
Date |
Country |
|
60/037123 |
Feb 1997 |
US |