J. Electrochem. Soc., vol. 139, No. 2, Feb. 1992, "Polysilicon Planarization Using Spin-On Glass", S. Ramaswami & A. Nagy, pp. 591-599. |
J. Electrochem. Soc., vol. 139, No. 2, Feb. 1992, "Three `Low Dt`Options for Planarizing the remetal Dielectric on an Advanced Double Poly BiCMOS Process", by W. Dauksher, M. Miller, and C. Tracy, pp. 532-536. |
J. Electrochem. Soc., vol. 140, No. 4, Apr. 1993, "The Effect of Plasma Cure Temperature on Spin-On Glass", by H. Namatsu and K. Minegishi, pp. 1121-1125. |
IEEE Electron Device Letters, vol. 12, No. 3, Mar. 1991, "Hot-Carrier Aging of the MOS Transistor in the Presence of Spin-On Glass as the Interlevel Dielectric", N. Lifshitz and G. Smolinsky, pp. 140-142. |
Journal of the Electrochemical Society, vol. 138, No. 10, Oct. 1991, Manchester, New Hampshire US, pp. 3019-3024, K. Fujino et al., "Doped silicon oxide deposition by atmospheric pressure and low temperature chemical vapor deposition using tetraethoxysilane and ozone". |
Wolf, S. et al. "Silicon Processing for the VLSI Era, vol. 1, Process Technology", 1986, Lattice Press, pp. 182-185. |
Wolf, S. et al. Silicon Processing for the VLSI Era, vol. 2, Process Integration, 1990, Lattice Press, pp. 273-275. |
L.M. Ephrath and G.S. Mathad, "Etching-Applications and Trends of Dry Etching," in Handbook Of Advanced Technology And Computer Systems(ed. G. Rabbat 1988), pp. 27-35, 38-72. |
B. Gorowitz and R. Saia, "Reactive Ion Etching," in VLSI Electronics, vol. 8 (ed. N. Einspruch and D. Brown 1984), pp. 298-316, 318-339. |
Device Physics (Handbook Of Semiconductors, vol. 4) pp. 208-209 (ed. C. Hilsum 1981). |
A. Schiltz, "Advantages of Using Spin on Glass Layer in Interconnection Dielectric Planarization" Microelectronic Engineering, vol. 5, pp. 413-421 (1986). |
S. Ghandhi, VLSI Fabrication Principles, pp. 499-501, 479-482. |
"Plasma Etch Anisotropy-Theory and Some Verifying Experiments Relating Ion Transport, Ion Energy and Etch Profiler", J. Electrochem, Soc:Solid-State Science & Technology, C. B. Zarowin, May 1983, pp. 1144-1152. |
IBM Technical Disclosure Bulletin, vol. 30, No. 8, Jan. 1988, "Methods of Forming Small Contact Holes". |
IBM Technical Disclosure Bulletin, vol. 29, No. 3, Aug. 1986, "Method to Produce Sizes in Openings in Photo Images Smaller Than Lithographic Minimum Size". |
IEDM 1987 (Dec. 1987), pp. 358-361, Lau et al. "A Super Self-Aligned Source/Drain MOSFET". |
IEDM 1992 (Apr. 1992) pp. 837-840, Fukase et al., "A Margin-Free Contact Process Using Al.sub.2 O.sub.3 Etch-Stop Layer for High Density Devices". |
Semiconductor Int'l, Aug. 1993, p. 36, Pete Singer, "A New Technology for Oxide Contact and Via Etch". |
Subbanna, S., et al.; "A Novel Borderless Contact/Interconnect Technology Using Aluminum Oxide Etch Stop for High Performance SRAM and Logic"; Institute Of Electrical And Electronics Engineers, pp. 441-444, Dec. 5, 1993, Proceedings of the International Electron Devices Meeting, New York. |
IBM Technical Disclosure Bulletin, vol. 32, No. 4A, Sep. 1989, pp. 344-345, Sep. 1989. |