LSI Logic, Package Planner: Isipackage, User's Guide, Version 2.0.2, pp. 1-70, Jun. 2001.* |
B.A. Richman et al., A Deterministic Algorithm for Automatic CMOS Transistor Sizing, IEEE Journal of Solid State Circuits, pp. 522-526, Apr. 1998.* |
L.Y. Lu et al., An Automated, Structured Layout Methodology for Staggered Pad, I/O Bound ASIC Design, pp. P11/6.1-P11/6.4, Sep. 1990.* |
D. Schweikert, A 2-Dimensional Placement Algorithm for the Layout of Electrical Circuits, Proceedings of the 13th Design Automation Conference on Design Automation, pp. 408-416, 1976.* |
Hörbst et al., “Venus—Entwurf von VLSI—Schaltungen”, 1986, XP002199494, p. 185, para. 7, Springer-Verlag, Berlin, Germany. |
Guruswamy et al., “Cellerity: A Fully Automatic Layout Synthesis System for Standard Cell Libraries”, Design Automation Conf., Jun. 1997, XP010227603, pp. 327-332, vol. 34, ISBN: 0-7803-4093-0, NY. |
Haddad et al., “Discrete Drive Selection for Continuous Sizing”, Oct. 1997 IEEE Int'l. Conf., Austin TX, XP010251724, pp. 110-115, ISBN: 0-8186-8206-X, Alamitos, CA. |
Saika et al., “A Two-dimensional Transistor Placement for Cell Synthesis”, Jan. 28, 1997, Design Automation Conf., pp. 557-562, XP010231615, ISBN: 0-7803-3662-3, NY, US, IEEE. |
Chen et al., “Performance Driven Cell Generator for Dynamic CMOS Circuits”, Int'l Symposium on Circuits and Systems, Portland, May 1989, vol. 3 Symp. 22, pp. 1883-1886, XP000131424, NY, IEEE, US. |