Embodiments described herein relate generally to a semiconductor device.
A through via (through silicon via, TSV) is introduced as a technology whereby a plurality of semiconductor chips can be mounded at high density. In the case where the semiconductor is silicon (Si), the through via is a conductive region piercing from the back surface to the front surface of the silicon substrate, for example. A plurality of semiconductor chips are electrically connected via the respective through vias to mount the plurality of semiconductor chips at high density; thereby, high-speed data transfer is enabled.
However, since a via hole for providing the through via is formed deep in a semiconductor substrate, the aspect ratio becomes higher and the etching processing thereof becomes more difficult as the miniaturization of semiconductor devices progresses. Consequently, the reliability of semiconductor devices including the through via may be reduced.
For example, until now, for an electrode to be electrically connected to a through via, there has been a case where a faulty connection (open) between an interconnection layer existing between the through via and the electrode and the through via occurs, and as a result a faulty connection between the through via and the electrode occurs. To deal with this, a plurality of through vias have been provided to connect one of the plurality of through vias and the interconnection layer; thereby, a faulty connection has been prevented.
However, since a via hole for providing the through via is formed deep in a semiconductor substrate, the aspect ratio becomes higher and the etching processing thereof becomes more difficult as the miniaturization of semiconductor devices progresses. Consequently, an operational malfunction, a faulty operation, and a yield reduction of semiconductor devices including the through via may be caused.
In general, according to one embodiment, a semiconductor device includes: a semiconductor substrate of a first conductivity type, the semiconductor substrate having a first surface and a second surface on an opposite side to the first surface; a plurality of conductive regions extending in a direction from a side of the first surface toward a side of the second surface of the semiconductor substrate, the conductive regions including a first via and a second via; a first semiconductor region of a second conductivity type surrounding a part of each of the conductive regions on the side of the second surface of the semiconductor substrate, a portion other than a front surface of the first semiconductor region being surrounded by the semiconductor substrate; a first electrode provided on the side of the second surface of the semiconductor substrate; a plurality of second electrodes provided on the side of the first surface of the semiconductor substrate, one of the second electrodes being in contact with one of the conductive regions; and an insulating film provided between each of the conductive regions and the semiconductor substrate, and provided between each of the conductive regions and the first semiconductor region. The first via pierces the semiconductor substrate and the first semiconductor region and is in contact with the first electrode. The second via stops in the first semiconductor region.
Hereinbelow, embodiments are described with reference to the drawings. In the following description, identical components are marked with the same reference numerals, and a description of components once described is omitted as appropriate.
A semiconductor device 1 includes a semiconductor layer (semiconductor substrate) 10, an electrode 60, a plurality of conductive regions 20A to 20D, a semiconductor region 11 (a first semiconductor region), and an insulating film 25. The semiconductor device 1 is part of a multi-chip package semiconductor device, for example.
The semiconductor layer 10 is a p-type (first conductivity type) semiconductor layer, for example. The semiconductor layer 10 has a back surface 10rs (a first surface) and a front surface 10ss (a second surface) on the opposite side to the back surface 10rs. The semiconductor layer 10 is a semiconductor substrate fashioned in a thin film form. A semiconductor substrate is made into a thin film form by grinding the back surface side of the semiconductor substrate, for example (described later). The electrode 60 is provided on the front surface 10ss side of the semiconductor layer 10.
The plurality of conductive regions 20A to 20D extend in the direction from the back surface 10rs side toward the front surface 10ss side of the semiconductor layer 10. One of the conductive regions 20A to 20D is a through via (TSV). The plurality of conductive regions 20A to 20D include the conductive region 20A in contact with the electrode 60 (a first via) and the conductive region 20B in contact with the semiconductor region 11 and not in contact with the electrode 60 (a second via), for example. In other words, the conductive region 20B stops partway through the semiconductor region 11. Each of the conductive regions 20C and 20D is in contact with the electrode 60. Each of the conductive regions 20A to 20D is connected to an electrode 21. The electrode 21 is exposed from the semiconductor layer 10. The plurality of electrodes 21 are provided on a side of a back surface 10rs of the semiconductor layer 10. One of the plurality of electrodes 21 is in contact with one of the plurality of conductive regions 20A to 20D.
The number of conductive regions 20A to 20D is an example and is not limited thereto. At least one conductive region may be provided between the back surface 10rs and the front surface 10ss of the semiconductor layer 10, for example. The conductive region in contact with the electrode 60 and the conductive region not in contact with the electrode 60 are an example. The number of conductive regions in contact with the electrode 60 and the number of conductive regions not in contact with the electrode 60 are not limited to the numbers illustrated.
The semiconductor region 11 is an n-type (second conductivity type) semiconductor region, for example. The semiconductor region 11 surrounds part (for example, an upper portion) of each of the plurality of conductive regions 20A to 20D on the front surface 10ss side of the semiconductor layer 10. Portions other than the front surface 11ss of the semiconductor region 11 (for example, a lower portion and a side portion of the semiconductor region 11) are surrounded by the semiconductor layer 10. By the semiconductor region 11 and the semiconductor layer 10 being in contact, a pn junction 12 is formed in the semiconductor layer 10. The semiconductor region 11 may be referred to as a well region.
The insulating film 25 is provided between each of the plurality of conductive regions 20A to 20D and the semiconductor layer 10 and between each of the plurality of conductive regions 20A to 20D and the semiconductor region 11. The insulating film 25 is further provided under the back surface 10rs of the semiconductor layer 10. An insulating layer 80 is provided under the back surface 10rs of the semiconductor layer 10 via the insulating film 25. The electrode 21 is exposed from the insulating layer 80.
The semiconductor device 1 further includes an insulating film 70 provided on the semiconductor layer 10 and on the semiconductor region 11. An interlayer insulating film 71 is provided on the insulating film 70. A contact 61 connected to the electrode 60 and an electrode 62 connected to the contact 61 are provided in the interlayer insulating film 71. The insulating film 70 or the interlayer insulating film 71 may be removed as necessary.
Other than these, the semiconductor device 1 includes an element, an interconnection, etc. (not shown) on the front surface 10ss side of the semiconductor, layer 10. The element is an active element such as a transistor and a diode, a passive element such as a resistance and a capacitor, a memory element, or the like, for example. The planar shape of the conductive regions 20A to 20D is not limited to a circle but may be a polygon. One of the electrode 60 and the electrode 62 may be electrically connected to the element, the interconnection or the like described above.
The semiconductor layer 10 contains a silicon crystal doped with an impurity element such as boron (B), for example. The semiconductor region 11 contains a silicon crystal doped with an impurity element such as phosphorus (P) and arsenic (As), for example.
The conductive regions 20A to 20D and the electrode 21 contain at least one of copper (Cu), tungsten (W), nickel (Ni), titanium (Ti), tin (Sn), and polysilicon, for example. The conductive regions 20A to 20D and the electrode 21 may be a stacked body in which at least one of copper (Cu), tungsten (W), nickel (Ni), titanium (Ti), tin (Sn), polysilicon, and the like is stacked, for example.
The electrodes 60 and 62 and the contact 61 contain at least one of aluminum (Al), copper (Cu), tungsten (W), and polysilicon. The electrodes 60 and 62 and the contact 61 may be a stacked body in which at least one of aluminum (Al), copper (Cu), tungsten (W), polysilicon, and the like is stacked.
The insulating films 25 and 70 and the interlayer insulating film 71 contain at least one of silicon oxide (SiO2), silicon nitride (Si3N4), and the like, for example. The insulating films 25 and 70 and the interlayer insulating film 71 may be a stacked body in which at least one of silicon oxide (SiO2), silicon nitride (Si3N4), and the like is stacked, for example. The insulating layer 80 contains at least one of silicon oxide (SiO2), silicon nitride (Si3N4), a resin, and the like, for example. Members referred to as the insulating layer and the insulating film in the embodiment include, for example, at least one of silicon oxide (SiO2), silicon nitride (Si3N4), and a resin or the like.
The manufacturing process of the semiconductor device 1 will now be described.
First, as shown in
Thus far, generally an STI (shallow trench isolation) element isolation region has been provided in the front surface 10ss of the p-type semiconductor substrate (semiconductor wafer) 10w and a through via has been formed under the element isolation region. The region where one through via is formed has thus far been a region with a large area (usually, a diameter of 50 μm or more). The STI formation is influenced by the dishing effect due to CMP processing to cause a yield reduction of semiconductor devices. In contrast, in the structure of the embodiment, the TSV formation region has no STI accompanied by the dishing effect.
Next, as shown in
Next, as shown in
As described above,
Next, as shown in
To miniaturize the semiconductor device, it is preferable to form the via hole with as high an aspect ratio as possible. However, as the aspect ratio of the via hole increases, dry etching processing becomes more difficult. Hence, a phenomenon may occur in which one of the plurality of via holes etched from the back surface 10rs of the semiconductor layer 10 does not reach the front surface 10ss. For example,
Next, as shown in
Next, as shown in
After that, the conductive region 22 is processed into the conductive regions 20A and 20B (see
In the first embodiment, even when the via hole 10hb not piercing exists during the manufacturing process, one of the other via holes pierces from the back surface 10rs to the front surface 10ss of the semiconductor layer 10. Thus, a through via functioning normally is certainly provided in the semiconductor device 1. Therefore, in the semiconductor device 1, a malfunction in which the through via and the electrode 60 experience an open fault does not occur. In other words, even when there is a variation in the depth of the via hole, an open fault of the through via and the electrode 60 is prevented by forming a plurality of via holes and making one of the via holes reach the electrode 60.
The conductive region 20B provided in the not-piercing via hole 10hb is used as an unused electrode, for example. Alternatively, the conductive region 20B may be used for uses other than the through via. The semiconductor device 1 has a structure in which reliability is not reduced even when the conductive region 20B not reaching the electrode 60 is formed (described later).
The operation and effect of the semiconductor device 1 according to the first embodiment will now be described.
In the semiconductor device 1, in general, the electric potential of the semiconductor layer 10, which is a base substance, is kept at the ground potential, and a positive potential is applied to the conductive regions 20A and 20B to drive the element.
Here, the conductive region 20A is connected to the electrode 60. Therefore, the electric potential (e.g. a positive potential) applied to the conductive region 20A is normally conducted to the electrode 60. The conductive region 20A is insulated from the semiconductor layer 10 and the semiconductor region 11 by the insulating film 25. Therefore, the portions between the conductive region 20A and the semiconductor layer 10 and between the conductive region 20A and the semiconductor region 11 are in a structure through which a leak current does not flow.
On the other hand, the tip 20Bt of the conductive region 20B does not reach the electrode 60. The tip 20Bt of the conductive region 20B is in contact with the semiconductor region 11. The insulating film 25 is not provided between the tip 20Bt of the conductive region 20B and the semiconductor region 11. Therefore, when, for example, a positive potential is applied to the conductive region 20B and the ground potential (or a negative potential) is applied to the semiconductor layer 10, carriers in the conductive region 20B may flow into the semiconductor region 11. In the drawing, a minus sign is shown in the semiconductor layer 10 as an example.
However, the semiconductor layer 10 is a p-type layer and the semiconductor region 11 is an n-type layer. Hence, the pn junction 12 is in a state where a reverse bias is applied whereby the p-type layer side becomes a negative electrode and the n-type layer side becomes a positive electrode. Thereby, the energy barrier in the pn junction 12 becomes larger, and carrier diffusion from the conductive region 20B to the semiconductor layer 10 is suppressed. In other words, the semiconductor device 1 has a structure in which a current leak is less likely to occur between the conductive region 20B and the semiconductor layer 10 even when the conductive region 20B stops partway through the semiconductor region 11. Therefore, the electric potential of the semiconductor layer 10 is stabilized, and an element provided on the front surface 10ss side of the semiconductor layer 10 is driven stably. Thus, in the semiconductor device 1, there is no operational malfunction, and a faulty operation and a yield reduction are less likely to occur.
However, to form the insulating layer 101, a CMP process that grinds the front surface side of the insulating layer 101 is needed. Hence, in the actual process, the thickness of the insulating layer 101 may be decreased differentially due to the dishing effect of the CMP. Such a state reduces the insulating properties of the insulating layer 101.
Since the insulating properties of the insulating layer 101 are reduced, in the semiconductor device 100 it is necessary that an element, an interconnection, etc. be placed distant from the insulating layer 101. Thus, an increase in the size of the semiconductor device is caused in the reference example.
In contrast, in the semiconductor device 1, the insulating layer 101 is not needed. Thereby, there is no need to consider the dishing effect of the insulating layer 101. Thus, it is not necessary to dispose an element, an interconnection, etc. distant from the insulating layer 101. Thus, the size of the semiconductor device can be made smaller.
The basic structure of a semiconductor device 2 according to the second embodiment is the same as the basic structure of the semiconductor device 1 according to the first embodiment. The semiconductor device 2 further includes an insulating region 15. The insulating region 15 surrounds part (for example, an upper portion) of the conductive region 20A via the insulating film 25 on the front surface 10ss side of the semiconductor layer 10. In the insulating region 15, portions other than the front surface 15ss of the insulating region 15 (for example, a lower portion and a side portion of the insulating region 15) are surrounded by the semiconductor region 11.
In the semiconductor device 2, in the case where the conductive region 20B is in contact with the insulating region 15 (
On the other hand, in the case where the conductive region 20B is not in contact with the insulating region 15 (
Thus, the semiconductor device 2 has a structure in which a current leak is less likely to occur between the conductive region 20B and the semiconductor layer 10. Thus, in the semiconductor device 2, there is no operational malfunction, and a faulty operation and a yield reduction are less likely to occur.
Furthermore, in the semiconductor device 2, since the insulating region 15 is provided under the insulating film 70, the breakdown voltage between the electrode 60, and the semiconductor layer 10 and the semiconductor region 11 is further increased.
The basic structure of a semiconductor device 3 according to the third embodiment is the same as the basic structure of the semiconductor device 1 according to the first embodiment. The semiconductor device 3 further includes a plurality of semiconductor regions 13 of a first conductivity type (a second semiconductor region). The plurality of semiconductor regions 13 are provided between the insulating film 70 and the semiconductor region 11. One of the semiconductor regions 13 is provided between the conductive region 20B and the semiconductor region 11. The conductive region 20A pierces the semiconductor region 13 and is in contact with the electrode 60. The semiconductor region 13 surrounds a part of the conductive region 20A.
In the case where the conductive region 20B contains copper (Cu), copper may diffuse from the tip 20Bt of the conductive region 20B, for example. In this case, a p-type semiconductor region 13 is formed between the conductive region 20B and the semiconductor region 11. The embodiment includes a configuration in which the p-type semiconductor region 13 is provided between the conductive region 20B and the semiconductor region 11. In the semiconductor device 3, the pn junction 12 and a pn junction 14 are formed.
The upper portion of
The middle portion of
The lower portion of
Thus, the semiconductor device 3 has a structure in which a current leak is less likely to occur both in the case where a positive potential is applied to the conductive region 20B and a negative potential is applied to the semiconductor layer 10 and in the case where a negative potential is applied to the conductive region 20B and a positive potential is applied to the semiconductor layer 10. Thus, in the semiconductor device 3, there is no operational malfunction, and a faulty operation and a yield reduction are less likely to occur. Also, a structure in which
A semiconductor device 4 according to the fourth embodiment includes the semiconductor layer 10, an electrode 65 (first electrode), the insulating region 15, the semiconductor region 11, the conductive region 20A, the insulating film 25, and the electrode 21 (second electrode).
The electrode 65 is provided on a side of the front surface 10ss of the semiconductor layer 10. The electrode 65 is provided on the semiconductor layer 10. The electrode 65 is electrically connected to the above elements, interconnections or the like. The electrode 65 is used, for example, for the gate interconnection of an n-channel type FET (MOSFET (Metal Oxide Semiconductor Field Effect Transistor), IGBT (Insulated Gate Bipolar Transistor)) or the like. FET may be CMOS (Complementary Metal Oxide Semiconductor). When the electrode 65 is used as the gate interconnection, a potential of −20 V to +20 V may be applied to the electrode 65, for example.
A recess 10c is provided on a side of the front surface 10ss of the semiconductor layer 10. The insulating region 15 is provided in the recess 10c. The insulating region 15 is provided between the semiconductor layer 10 and the electrode 65. Viewed in the Z-direction, the insulating region 15 surrounds a part of the conductive region 20A via the insulating film 25.
The semiconductor region 11 is provided on the insulating region 15 on a side of the back surface 10rs. In the direction (Z-direction) from the semiconductor layer 10 toward the electrode 65, the semiconductor region 11 is provided between the semiconductor layer 10 and the insulating region 15. The semiconductor region 11 is in contact with the insulating region 15. The semiconductor region 11 is in contact with the semiconductor layer 10. No space is provided between the semiconductor region 11 and the insulating region 15. Viewed in the Z-direction, the semiconductor region 11 surrounds a part of the conductive region 20A via the insulating film 25.
The conductive region 20A extends in the Z-direction in the semiconductor layer 10, in the semiconductor region 11, and in the insulating region 15. A tip 20At of the conductive region 20A is connected to the electrode 65. The insulating film 25 is provided between the conductive region 20A and the semiconductor layer 10 and between the conductive region 20A and the semiconductor region 11. Thereby, insulating property between the conductive region 20A and the semiconductor layer 10 and insulating property between the conductive region 20A and the semiconductor region 11 are maintained. A barrier film 20Ab such as Ti (titanium), titanium nitride (TiN) or the like is provided between the insulating film 25 and the conductive region 20A. In the embodiment, the barrier film 20Ab may be included in the conductive region 20A and may be the conductive region 20A.
The electrode 21 is provided on a side of the back surface 10rs of the semiconductor layer 10. The electrode 21 is connected to the conductive region 20A. The electrode 21, for example, protrudes downward from, the insulating layer 80. The electrode 60, the electrode 62, and an electrode 64 are provided on the electrode 65. Each of the electrode 60, the electrode 62, and the electrode 64 is provided in the interlayer insulating film 71. The insulating film 70 may be provided between the interlayer insulating film 71 and the semiconductor layer 10. In the embodiment, one of the electrode 60, the electrode 62 and the electrode 64 is a third electrode, for example.
The electrode 62 is provided on the electrode 60. The electrode 62 is electrically connected to the electrode 60 via the contact 61. The electrode 62 may be insulated from the electrode 60 without providing the contact 61. The electrode 64 is provided above the electrode 62. The electrode 64 is electrically connected to the electrode 62 via a contact 63. The electrode 62 may be insulated from the electrode 60 without providing the contact 63. The electrode 64 is provided above the electrode 62. The electrode 64 is electrically connected to the electrode 62 via the contact 63. The electrode 64 may be insulated from the electrode 62 without providing the contact 63. The electrode 65 may be electrically connected to the electrode 60 via a contact (not shown), for example.
An insulating film 72 is provided on the interlayer insulting film 71. A protection layer 73 is provided on the insulating film 72. An opening 73h is provided in the protection layer 73. An electrode 66 is provided in the opening 73h. The electrode 66 protrudes upward from the protection layer 73.
For example, as shown in
Next, as shown in
Next, as shown in
Next, as shown in
In the case where etching is stopped in the insulating region 15 when forming the via hole 10h, the tip 20At of the conductive region 20A results in being surrounded by the insulating region 15. Thereby, insulating property between the conductive region 20A and the semiconductor layer 10 and insulating property between the conductive region 20A and the semiconductor layer 10 are maintained. After forming the via hole 10h, the mask layer 90 is removed.
After that, as shown in
As shown in
Here, after the via hole 10h reaches the insulating region 15, the insulating region 15 may be charged by ions included in the etching gas. In such a case, traveling direction of ions arriving at near the insulating region 15 is bent, so that a preferential direction of progress of etching may be not a vertical direction but a lateral direction (notching direction). Thereby, a depression 16 may be formed between the insulating region 15 and the semiconductor region 11. The depression 16 communicates with the via hole 10h.
Next, as shown in
Next, as shown in
In such a condition, the barrier film 20Ab and the conductive region 20A are formed in the via hole 10h, then the barrier film 20Ab or the conductive region 20A contacts the semiconductor region 11 without via the insulating film 25 (
However, a conductivity type of the semiconductor layer 10 is a p-type, and a conductivity type of the semiconductor region 11 is an n-type. That is, in the semiconductor device 4, a parasitic pn diode formed of the p-type semiconductor layer 10 and the n-type semiconductor region 11 is formed. The semiconductor layer 10 is set at a ground potential (or a negative potential). Therefore, in the case where the positive potential is applied to the conductive region 20A, a reverse bias is applied to a junction between the p-type semiconductor layer 10 and the n-type semiconductor region 11.
In the case where the reverse bias is applied to the junction between the p-type semiconductor layer 10 and the n-type semiconductor region 11, the pn junction 12 serves as an energy barrier for holes existing in the p-type semiconductor layer and electrons existing in the n-type semiconductor region 11. Thereby, a current is not likely to flow between the p-type semiconductor layer 10 and the n-type semiconductor region 11. That is, even if a part of the conductive region 20A is electrically connected to a part of the semiconductor region 11, the current is not likely to flow between the conductive region 20A and the semiconductor layer 10. Thereby, even if the part of the conductive region 20A is electrically connected to the part of the semiconductor region 11, an electrical short-circuit is prevented between the conductive region 20A and the semiconductor layer 10.
In the semiconductor device 4, multilayers of the electrode 60, 62, 64 are included on the electrode 60. For example, in the case where the via hole 10h is in a plurality and respective widths are different, when the plurality of via holes 10h are formed under the same etching condition, depths of the respective via holes 10h may be different. By providing the multilayers of the electrode 60, 62, 64 on the electrode 61, progress of etching of the respective via holes 10h can be stopped at one of the electrodes 65, 60, 62, 64.
The semiconductor device 5 shown in
Viewed in the Z-direction, the insulating region 15 is surrounded by the semiconductor region 11. Viewed in the Z-direction, the semiconductor region 17 is surrounded by the semiconductor region 18. The semiconductor region 17 is in contact with the semiconductor region 11 and the semiconductor region 18. The semiconductor region 18 and the semiconductor region 11 may be referred to be as the first semiconductor region of the second conductivity type. The semiconductor region 17 may be referred to be as the second semiconductor region of the first conductivity type. The semiconductor region 17 may be referred to as the well region 17. The semiconductor region 18 may be referred to as the well region 18.
For example, as shown in
Here, in the case where the positive potential is applied to the conductive region 20A, and the ground potential (or negative potential) is applied to the semiconductor layer 10, the reverse bias is applied to the junction between the p-type semiconductor layer 10 and the n-type semiconductor region 11, and the reverse bias is also applied to a junction between the p-type semiconductor layer 10 and the n-type semiconductor region 18.
In the case where the reverse bias is applied, the pn junction 12 serves as an energy barrier for holes existing in the p-type semiconductor layer 10 and electrons existing in the n-type semiconductor regions 11, 18. Thereby, a current is not likely to flow between the p-type semiconductor layer 10 and the n-type semiconductor region 11, and between the p-type semiconductor layer 10 and the n-type semiconductor region 18. Thereby, a short-circuit can be prevented between the conductive region 20A and the semiconductor layer 10.
Furthermore, in the case where the negative potential is applied to the conductive region 20A, and the ground potential (or positive potential) is applied to the semiconductor layer 10, the forward bias is applied to the junction between the p-type semiconductor layer 10 and the n-type semiconductor region 11, and the forward bias is also applied to the junction between the p-type semiconductor layer 10 and the n-type semiconductor region 18.
However, in the case where the negative potential is applied to the conductive region 20A, and the ground potential (or positive potential) is applied to the semiconductor layer 10, the reverse bias is applied to a junction between the p-type semiconductor layer 17 and the n-type semiconductor region 11, and the reverse bias is also applied to a junction between the p-type semiconductor layer 17 and the n-type semiconductor region 18.
In the case where the reverse bias is applied, the pn junction 14 serves as an energy barrier for holes existing in the p-type semiconductor region 17 and electrons existing in the n-type semiconductor regions 17, 18. Thereby, a current is not likely to flow between the p-type semiconductor region 17 and the n-type semiconductor region 11, and between the p-type semiconductor region 17 and the n-type semiconductor region 18. Thereby, a short-circuit can be prevented between the conductive region 20A and the semiconductor layer 10.
Thus, in the semiconductor device 5, in the case where the conductive region 20A is in contact with the semiconductor region 17, and a positive potential is applied to the conductive region 20A, a short-circuit between the conductive region 20A and the semiconductor layer 10 can be prevented.
A semiconductor device 6 shown in
The pn junction is produced between the semiconductor region 19 and the semiconductor regions 17, 18 by contacting the p-type semiconductor region 19 to the semiconductor regions 17, 18. The pn junction serves as an energy barrier for carriers, and an electrical short-circuit is further suppressed between the conductive region 20A and the semiconductor layer 10.
A resistance around the conductive region 20A is more decreased by providing the semiconductor region 19 containing an impurity element in the semiconductor layer 10. Thereby, in the case where the positive potential or the negative potential is applied to the conductive region 20A, potential increase (or voltage drop) around the conductive region 20A is suppressed. For example, when the potential around the conductive region 20A increases, a voltage is produced between around the conductive region 20A and outside the conductive region 20A. Thereby, an unnecessary current caused by this voltage may flow in the semiconductor layer 10. In the semiconductor device 6, the potential increase (or voltage drop) around the conductive region 20A is suppressed, and this unnecessary current is suppressed.
As one example, the case is assumed where a parasitic transistor of an npn structure or a pnp structure is provided in the semiconductor device. In such a case, when a current flows into a specified n-layer or p-layer in the npn structure or the pnp structure, and these potential increase (or decrease) specifically, so that latch up occurs in the semiconductor device, and on/off operation of the current becomes difficult to be controlled in the semiconductor device. In the semiconductor device 6, by providing the semiconductor region 19 containing an impurity element in the semiconductor layer 10, the resistance around the conductive region 20A decreases more. Thereby, the potential increase around the conductive region 20A is suppressed and the latch up is suppressed.
In the semiconductor devices 1 to 6 described above, for example, a memory region 30 may be further provided.
In the memory region 30, semiconductor regions 110 are provided on a surface layer of the semiconductor layer 10 between the adjacent memory cells 36. For example, the semiconductor regions 110 are n-type semiconductor regions. An impurity concentration contained in the semiconductor regions 110 may be the same as an impurity concentration contained in the semiconductor region 11 described above. The semiconductor layer 10 between the adjacent semiconductor regions 110 serves as an active region in the memory region 30.
The insulating film 70 is provided on the semiconductor layer 10 and the semiconductor regions 110. In the memory cells 36, the floating electrode 31 is an electrode being possible to store charges. The floating electrode 31 is provided on the semiconductor layer 10 via the insulating film 70. The insulating film 32 is provided on the floating electrode 31. The gate electrode 33 is a word line of the memory region 30. The gate electrode 33 is provided on the insulating film 32. The protection film 34 is provided on the gate electrode 33. The memory cells 36 are surrounded by the protection film 35.
In the semiconductor devices 1 to 6 having the memory region 30, the forming the semiconductor regions 110 and the forming the semiconductor region 11 may be performed simultaneously. Thus, manufacturing cost is not likely to rise, compared the case that the forming the semiconductor regions 110 and the forming the semiconductor region 11 are not performed simultaneously.
In the embodiment, the p type is taken as the first conductivity type and the n type is taken as the second conductivity type. Also structures in which the p type and the n type are exchanged to take the n type as the first conductivity type and the p type as the second conductivity type are included in the embodiment.
The embodiments have been described above with reference to examples. However, the embodiments are not limited to these examples. More specifically, these examples can be appropriately modified in design by those skilled in the art. Such modifications are also encompassed within the scope of the embodiments as long as they include the features of the embodiments. The components included in the above examples and the layout, material, condition, shape, size and the like thereof are not limited to those illustrated, but can be appropriately modified.
The term “on” in “a portion A is provided on a portion B” refers to the case where the portion A is provided on the portion B such that the portion A is in contact with the portion B and the case where the portion A is provided above the portion B such that the portion A is not in contact with the portion B.
Furthermore, the components included in the above embodiments can be combined as long as technically feasible. Such combinations are also encompassed within the scope of the embodiments as long as they include the features of the embodiments. In addition, those skilled in the art could conceive various modifications and variations within the spirit of the embodiments. It is understood that such modifications and variations are also encompassed within the scope of the embodiments.
While certain embodiments have been described, these embodiments have been presented by way of example only, and are not intended to limit the scope of the inventions. Indeed, the novel embodiments described herein may be embodied in a variety of other forms; furthermore, various omissions, substitutions and changes in the form of the embodiments described herein may be made without departing from the spirit of the inventions. The accompanying claims and their equivalents are intended to cover such forms or modifications as would fall within the scope and spirit of the invention.
Number | Date | Country | Kind |
---|---|---|---|
2013-029415 | Feb 2013 | JP | national |
This application is a Continuation-in-part of U.S. patent application Ser. No. 14/017,454, filed Sep. 4, 2013 now U.S. Pat. No. 9,147,641, and is based upon and claims the benefit of priority from Japanese Patent Application No. 2013-029415, filed Feb. 18, 2013; the entire contents of which are incorporated herein by reference.
Number | Name | Date | Kind |
---|---|---|---|
8907493 | Uchida et al. | Dec 2014 | B2 |
8921224 | Watanabe | Dec 2014 | B2 |
9147641 | Arai | Sep 2015 | B2 |
20080054313 | Dyer | Mar 2008 | A1 |
20080087952 | Pfirsch | Apr 2008 | A1 |
20100237386 | Lin et al. | Sep 2010 | A1 |
20120289003 | Hirler et al. | Nov 2012 | A1 |
20120292784 | Nishio | Nov 2012 | A1 |
20120315758 | Sakurai et al. | Dec 2012 | A1 |
20130026536 | Corona et al. | Jan 2013 | A1 |
Number | Date | Country |
---|---|---|
2002-237468 | Aug 2002 | JP |
2008-226882 | Sep 2008 | JP |
2009-88336 | Apr 2009 | JP |
2011-176003 | Sep 2011 | JP |
2011-176100 | Sep 2011 | JP |
WO 2005086216 | Sep 2005 | WO |
Entry |
---|
Office Action issued May 8, 2015 in Japanese Patent Application No. 2013-029415 (with English language translation). |
Number | Date | Country | |
---|---|---|---|
20150262914 A1 | Sep 2015 | US |
Number | Date | Country | |
---|---|---|---|
Parent | 14017454 | Sep 2013 | US |
Child | 14724217 | US |