Claims
- 1. A semiconductor memory device comprising:
- a main control block having an address signal terminal, a clock signal terminal, a command signal terminal and a power supply terminal as external terminals and including an address signal generating section for receiving an external address signal fed to the address signal terminal to generate an internal address signals, a command signal generating section for receiving an external command signal fed to the command signal terminal to generate an internal command signal, a clock signal generating section for receiving an external clock signal fed to the clock signal terminal to generate an internal clock signal and an internal power supply generating section for receiving an external supply potential fed to the power supply terminal to generate an internal supply potential; and
- at least one memory block, each memory block having a data input/output terminal and a power supply terminal for data input/output, a plurality of memory cells for storing data, a data input/output section for sending data to and receiving data from the data input/output terminal in response to the internal command signal and in synchronism with the internal clock signal, the data input/output section being driven by the source power for data input/output fed to the power supply terminal for data input/output, and a memory control section for writing data in a specific one of the plurality of memory cells and reading data from a specific one of the plurality of memory cells in response to the internal address signal and in synchronism with the internal clock signal, the memory control section being driven by the internal power supply potential.
- 2. A semiconductor memory device according to claim 1, wherein:
- said address signal generating section includes a row address buffer and column address buffer for producing internal addresses,
- said command signal generating section includes a bank switching control circuit for independently writing data in and reading data from each bank, a word line control circuit for controlling word lines, a sense amplifier control circuit for controlling sense amplifiers and a read/write discriminating circuit for discriminating between a read out mode and a write in mode,
- said clock signal generating section includes an internal clock generating circuit for generating an internal clock,
- said internal power supply generating section includes a DC power supply generating circuit for generating a plurality of internal power supply potentials, and
- said at least one memory block includes a row decoder and a column decoder for selecting a specific memory cell according to the internal address signal, a sense amplifier for amplifying the data of the memory cell, a bit line control circuit for controlling the sense amplifier and bit line precharge, a data line circuit for transferring data between the sense amplifier and the data input/output section, a data line circuit control circuit for controlling the data line, an output buffer and an input buffer contained in the data input/output section and a data input/output control circuit for controlling the data output buffer and the data input buffer.
- 3. A semiconductor memory device according to either one of claims 1 or 2, wherein the internal clock signal, the internal address signal, the internal command signal and the internal power supply potential are fed from the main control block to the at least one memory block by using a wire in an upper layer located above a wire used for the at least one memory block.
- 4. A semiconductor memory device according to claim 3, wherein:
- said wire used for the at least one memory block is formed by using a first, second or third metal layer, and
- the wire layer for connecting the main control block and the at least one memory block is formed by using a fourth metal layer.
- 5. A semiconductor memory device according to claim 2, wherein the at least one memory block is divided into a plurality of banks where data can be written into and read out from independently.
- 6. A semiconductor memory device comprising:
- a main control block for receiving an external address signal, an external command signal, an external clock signal and an external power supply potential and sending out an internal address signal, an internal command signal, an internal clock signal and an internal power supply potential;
- a plurality of memory blocks controlled by the main control block, each of the plurality of memory blocks receiving the internal address signal, the internal command signal, the internal clock signal and the internal power supply potential, writing an input data supplied from an external element in a memory cell selected for data writing in synchronism with the internal clock signal and sending out to the external element an output data from a memory cell selected for data reading in synchronism with the internal clock signal;
- a first external pad group arranged in the main control block for receiving the external address signal, the external command signal, the external clock signal and the external power supply potential;
- a second external pad group arranged in each or the plurality of memory blocks for receiving the input data and the output data.
- 7. A semiconductor memory device comprising:
- a main control block for receiving an external address signal, an external command signal, an external clock signal and an external power supply potential and sending out an internal address signal, an internal command signal, an internal clock signal and an internal power supply potential;
- a plurality of memory blocks controlled by the main control block, each of the plurality of memory blocks receiving the internal address signal, the internal command signal, the internal clock signal and the internal power supply potential, writing an input data supplied from an external element in a memory cell selected for data writing in synchronism with the internal clock signal and sending out to the external element an output data from a memory cell selected for data reading in synchronism with the internal clock signal; and
- a wire group formed by using an upper wire layer formed in each of the plurality of memory blocks and connecting the main control block and each of the plurality of memory blocks to feed signals for controlling the plurality of memory blocks.
- 8. A semiconductor memory device comprising:
- a main control block for receiving an external address signal, an external command signal, an external clock signal and an external power supply potential and sending out an internal address signal, an internal command signal, an internal clock signal and an internal power supply potential;
- a plurality of memory blocks controlled by the main control block, each of the plurality of memory blocks receiving the internal address signal, the internal command signal, the internal clock signal and the internal power supply potential, writing an input data supplied from an external element in a memory cell selected for data writing in synchronism with the internal clock signal and sending out to the external element an output data from a memory cell selected for data reading in synchronism with the internal clock signal;
- supply wires connecting the main control block and each of the plurality of memory blocks for feeding each of the plurality of memory blocks with the internal address signal, the internal command signal, the internal clock signal and the internal power supply potential generated by the main control block; and
- data transfer circuits arranged respectively in the plurality of memory blocks, each connecting a respective external pad for receiving the input data and the output data and the memory cell.
- 9. A semiconductor memory device comprising:
- a main control block for receiving an external address signal, an external command signal, an external clock signal and an external power supply potential and sending out an internal address signal, an internal command signal, an internal clock signal and an internal power supply potential; and
- a plurality of memory blocks controlled by the main control block, each of the plurality of memory blocks receiving the internal address signal, the internal command signal, the internal clock signal and the internal power supply potential, writing an input data supplied from an external element in a memory cell selected for data writing in synchronism with the internal clock signal and sending out to the external element an output data from a memory cell selected for data reading in synchronism with the internal clock signal;
- wherein at least a data is read out from each of the plurality of memory blocks and all the read out data are sent out to the external element simultaneously.
- 10. A circuit arrangement pattern comprising:
- a main control block for receiving an external address signal, an external command signal, an external clock signal and an external power supply potential and sending out an internal address signal, an internal command signal, an internal clock signal and an internal power supply potential; and
- a plurality of memory blocks controlled by the main control block, each of the plurality of memory blocks receiving the internal address signal, the internal command signal, the internal clock signal and the internal power supply potential, writing an input data supplied from an external element in a memory cell selected for data writing in synchronism with the internal clock signal and sending out to the external element an output data from a memory cell selected for data reading in synchronism with the internal clock signal;
- wherein each of the plurality of memory blocks is divided into three regions of a first circuit region, a second circuit region and a third circuit region arranged between the first and second circuit regions, the circuit arrangement pattern of the second circuit region being a mirror image of the circuit arrangement pattern of the first circuit region, the circuit arranged in the third circuit region being a circuit shared by the circuit arranged in the first region and the circuit arranged in the second region.
Priority Claims (1)
Number |
Date |
Country |
Kind |
8-206206 |
Aug 1996 |
JPX |
|
Parent Case Info
This application is a division of application Ser. No. 08/904,955 Filed on Aug. 1, 1997 now U.S. Pat. No. 5,943,285.
US Referenced Citations (6)
Number |
Name |
Date |
Kind |
5402376 |
Horiguchi et al. |
Mar 1995 |
|
5420824 |
Kajimoto et al. |
May 1995 |
|
5502675 |
Kohno et al. |
Mar 1996 |
|
5555215 |
Nakagome et al. |
Sep 1996 |
|
5604710 |
Tomishima et al. |
Feb 1997 |
|
5677880 |
Horiguchi et al. |
Oct 1997 |
|
Non-Patent Literature Citations (1)
Entry |
Y. Nitta, et al. "A 1.G/s Data-rate 1Gb Synchronous DRAM with Hierarchical Square-Shaped Memory Block and distributed Bank Architecture",IEEE International Solid-State Circuits Conference, Feb. 10, 1996, pp. 376-377. |
Divisions (1)
|
Number |
Date |
Country |
Parent |
904955 |
Aug 1997 |
|