Semiconductor processing method of promoting photoresist adhesion to an outer substrate layer predominately comprising silicon nitride

Information

  • Patent Grant
  • 6451504
  • Patent Number
    6,451,504
  • Date Filed
    Wednesday, January 31, 2001
    23 years ago
  • Date Issued
    Tuesday, September 17, 2002
    22 years ago
Abstract
A semiconductor processing method of promoting adhesion of photoresist to an outer substrate layer predominately comprising silicon nitride includes, a) providing a substrate; b) providing an outer layer of Si3N4 outwardly of the substrate, the outer Si3N4 layer having an outer surface; c) covering the outer Si3N4 surface with a discrete photoresist adhesion layer; and d) depositing a layer of photoresist over the outer Si3N4 surface having the intermediate discrete adhesion layer thereover, the photoresist adhering to the Si3N4 layer with a greater degree of adhesion than would otherwise occur if the intermediate discrete adhesion layer were not present. Further, a method in accordance with the invention includes, i) providing an outer layer of Si3N4 outwardly of the substrate, the outer Si3N4 layer having an outer surface; ii) transforming the outer Si3N4 surface into a material effective to promote adhesion of photoresist to the Si3N4 layer; and iii) depositing a layer of photoresist over the transformed outer Si3N4 surface, the photoresist adhering to the Si3N4 layer with a greater degree of adhesion than would otherwise occur if the outer Si3N4 surface were not transformed.
Description




TECHNICAL FIELD




This invention relates generally to semiconductor processing methods of promoting adhesion of photoresist to an outer substrate layer predominantly comprising silicon nitride.




BACKGROUND OF THE INVENTION




Microcircuit fabrication involves provision of precisely controlled quantities of impurities into small regions of a silicon substrate, and subsequently interconnecting these regions to create components and integrated circuits. The patterns that define such regions are typically created by a photolithographic process. Such processing sets the horizontal dimensions on the various parts of the devices and circuits. Photolithography is a multistep pattern transfer process similar to stenciling or photography. In photolithograpy, the required pattern is first formed in reticles or photomasks and transferred into the surface layer(s) of the wafer through photomasking steps.




Inherent in photolithograpy is application and adherence of photoresist materials to underlying substrates. The resist must be capable of adhering to these surfaces through all the resist processing and etch steps. Poor adhesion brings about severe undercutting, loss of resolution, or possibly the complete loss of the pattern. Wet etching techniques demand a high level of adhesion of the resist film to the underlying substrates.




Various techniques are used to increase the adhesion between resist and a substrate such as, a) dehydration baking prior to coating; b) use of hexamethyldisilazane (HMDS) and vapor priming systems to promote resist adhesion for polysilicon, metals and SiO


2


layers, and c) elevated temperature post-bake cycles. HMDS functions as an effective adhesion promoter for silicon and silicon oxide containing films, but provides effectively no surface-linking adhesion promotion with respect to silicon nitride films.




Accordingly, it would be desirable to develop alternate and improved techniques for providing better adhesion of photoresist to silicon nitride films.











BRIEF DESCRIPTION OF THE DRAWINGS




Preferred embodiments of the invention are described below with reference to the following accompanying drawings.





FIG. 1

is a diagrammatic sectional view of a semiconductor wafer fragment at one processing step in accordance with the invention.





FIG. 2

is a view of the

FIG. 1

wafer fragment at a processing step subsequent to that shown by FIG.


1


.





FIG. 3

is a view of the

FIG. 1

wafer fragment at a processing step subsequent to that shown by FIG.


2


.





FIG. 4

is a view of the

FIG. 1

wafer fragment at a processing step subsequent to that shown by FIG.


3


.





FIG. 5

is a diagrammatic sectional view of an alternate embodiment semiconductor wafer fragment at one alternate processing step in accordance with the invention.





FIG. 6

is a view of the

FIG. 5

wafer fragment at a processing step subsequent to that shown by FIG.


5


.





FIG. 7

is a diagrammatic sectional view of yet another alternate embodiment semiconductor wafer fragment at yet another alternate processing step in accordance with the invention.











DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS




This disclosure of the invention is submitted in furtherance of the constitutional purposes of the U.S. Patent Laws “to promote the progress of science and useful arts” (Article 1, Section 8).




In accordance with one aspect of the invention, a semiconductor processing method of promoting adhesion of photoresist to an outer substrate layer predominately comprising silicon nitride comprises the following steps:




providing a substrate;




providing an outer layer of Si


3


N


4


outwardly of the substrate, the outer Si


3


N


4


layer having an outer surface;




covering the outer Si


3


N


4


surface with a discrete photoresist adhesion layer; and




depositing a layer of photoresist over the outer Si


3


N


4


surface having the intermediate discrete adhesion layer thereover, the photoresist adhering to the Si


3


N


4


layer with a greater degree of adhesion than would otherwise occur if the intermediate discrete adhesion layer were not present.




In accordance with another aspect, a semiconductor processing method of promoting adhesion of photoresist to an outer substrate layer predominately comprising silicon nitride comprises the following steps:




providing a substrate;




providing an outer layer of Si


3


N


4


outwardly of the substrate, the outer Si


3


N


4


layer having an outer surface;




transforming the outer Si


3


N


4


surface into a material effective to promote adhesion of photoresist to the Si


3


N


4


layer; and




depositing a layer of photoresist over the transformed outer Si


3


N


4


surface, the photoresist adhering to the Si


3


N


4


layer with a greater degree of adhesion than would otherwise occur if the outer Si


3


N


4


surface were not transformed.




Referring to

FIGS. 1-4

, and initially to

FIG. 1

, a semiconductor wafer fragment in process is indicated generally with reference numeral


10


. Such includes a substrate composed of a bulk monocrystalline silicon substrate


12


and an overlying insulating layer


14


, such as SiO


2


. An example thickness for layer


14


is from 50 Angstroms to 300 Angstroms.




Referring to

FIG. 2

, an outer layer


16


of Si


3


N


4


is provided outwardly of substrate


12


/


14


. Nitride layer


16


includes an outer surface


18


. Thickness of layer


16


will depend upon the application. For example where layer


16


is merely functioning as an etch stop in some later process step, its thickness may approximate 100 Angstroms or less. Where layer


16


is being used as a mask for a local oxidation of silicon (LOCOS), layer


16


thickness may be from 1500 Angstroms to 3000 Angstroms.




The preferred manner of depositing or otherwise providing nitride layer


16


is by chemical vapor deposition within a chemical vapor deposition reactor using a gaseous silicon containing precursor and a gaseous nitrogen containing precursor. An example preferred nitride precursor is dichlorosilane (DCS), with a preferred nitrogen containing precursor being ammonia (NH


3


). One example set of deposition parameters includes maintaining reactor temperature and pressure at 780° C. and 250 mTorr, respectively, with the precursors being provided at a volumetric ratio of DCS:NH


3


at 1:3. Such is but one example set of conditions effective to deposit a Si


3


N


4


layer on substrate 14/12.




Referring to

FIG. 3

, the gas flow of the nitrogen containing precursor to the chemical vapor deposition reactor is reduced, thus increasing the concentration of the silicon component of the precursor. This will have the effect of enrichening the Si


3


N


4


layer outermost surface


18


to outermost surface


18




a


with silicon atoms, as depicted by the dots in the

FIG. 3

, to provide increased silicon concentration beyond the empirical stoichiometric relationship of silicon to nitride atoms in molecular silicon nitride. Thus, the outer silicon nitride surface has been transformed into a material (i.e. silicon enrichened Si


3


N


4


) which can effectively be used to promote subsequent adhesion of photoresist to Si


3


N


4


layer


16




a


. Silicon is a material to which photoresist will more readily adhere than Si


3


N


4


. An example reduction from the 1:3 DCS:NH


3


ratio to achieve such enrichening is to a ratio of from 1:0 to 1:1.25.




Referring to

FIG. 4

, a layer of photoresist is deposited over silicon enrichened outer Si


3


N


4


surface


18




a


, and is for example patterned as shown to produce photoresist blocks


20


. Silicon enrichened outer surface


18




a


can optionally be treated with suitable other adhesion primers appropriate to silicon, such as HMDS. Regardless, a desired result is photoresist material


20


adhering to Si


3


N


4


layer


16




a


with a greater degree of adhesion than would otherwise occur if the outer Si


3


N


4


surface


18


were not transformed by silicon enrichening. All of the above described processing preferably and advantageously occurs in the same single chemical vapor deposition reactor. Alternately, more than one reactor chamber can be used.




An alternate embodiment


22


is described with reference to

FIGS. 5 and 6

. Such comprises a substrate composed of bulk monocrystalline silicon


24


and an overlying SiO


2


layer


26


. An outer predominantly nitride layer


28


is provided over SiO


2


layer


26


. Such also includes an outer surface


30


, the immediately underlying portion thereof which has been transformed to an oxidized material


32


, preferably SiO


2


. Bulk mass


34


of layer


28


constitutes Si


3


N


4


. The processing to produce materials


34


and


32


preferably is again conducted in a single, common chemical vapor deposition reactor.




Material


32


relative to outer surface


30


is preferably provided by feeding a gaseous oxygen containing precursor to the reactor under conditions effective to oxidize Si


3


N


4


material


34


to SiO


2


material


32


. One example process for accomplishing such transformation of outer surface


30


is to cease feeding the dichlorosilane and ammonia precursors as described in the above example, and purging the reactor of such gaseous precursors. Immediately thereafter, N


2


O, O


2


,O


3


, or mixtures thereof are fed to the reactor under the same temperature and pressure conditions which effectively causes the outer surface of the nitride material to become oxidized to SiO


2


. The thickness of material


32


is preferably kept very low, such as from about 10 Angstroms to about 30 Angstroms. Purging of the Si


3


N


4


precursors is highly desirable to prevent an undesired silicon dust from falling out onto the wafer as may occur without purging, which neither produces the SiO


2


material of this example, nor readily adheres to the underlying substrate.




An example processing for O


3


, would be at atmospheric or subatmospheric pressure at a temperature of 600° C. for from one to two hours. For O


2


, an example oxidizing condition would be feeding both O


2


and H


2


at atmospheric pressure and temperatures ranging from 800° C. to 1100° C. for from 30 minutes to two hours.




Alternately but less preferred, the above processing could take place in two separate chambers, with the wafer(s) being moved from one to the other after provision of the nitride layer for subsequent provision of the adhesion promoting layer.




Referring to

FIG. 6

, a layer of photoresist is deposited and patterned to produce photoresist blocks


36


, as in the first described embodiment. The photoresist adheres to Si


3


N


4


layer


28


with a greater degree of adhesion than would otherwise occur if the outer Si


3


N


4


surface


30


were not oxidized.




Other alternate examples are described with reference to

FIG. 7

, illustrating a semiconductor wafer fragment


40


. Such again comprises a substrate composed of a bulk monocrystalline silicon substrate


42


and overlying SiO


2


layer


44


. An overlying layer


46


of Si


3


N


4


is provided, preferably as described above with respect to the other embodiments. Nitride layer


46


has an outer surface


48


. Subsequently, conditions are provided within a chemical vapor deposition reactor to cover outer Si


3


N


4


surface


48


with a discrete photoresist adhesion layer


50


having a thickness of preferably from about 10 Angstroms to about 30 Angstroms. Thus, an outer composite substrate layer


52


is provided which predominantly comprises Si


3


N


4


. Example and preferred materials for thin discrete photoresist adhesion layer


50


are silicon or SiO


2


.




Silicon can be deposited by any typical or known process for depositing polycrystalline silicon atop a semiconductor wafer. An example and preferred method for providing layer


50


to constitute SiO


2


is to first purge the reactor after Si


3


N


4


layer deposition, followed by feeding of DCS and N


2


O to the reactor under temperature conditions of 780°C. and 250 mTorr at a volumetric ratio of DCS:N


2


O of from 1:3 to 1:10. Subsequently provided photoresist will adhere to Si


3


N


4


layer


52


with a greater degree of adhesion than would otherwise occur if the intermediate silicon, SiO


2


, or other adhesion promoting layer were not present.




In compliance with the statute, the invention has been described in language more or less specific as to structural and methodical features. It is to be understood, however, that the invention is not limited to the specific features shown and described, since the means herein disclosed comprise preferred forms of putting the invention into effect. The invention is, therefore, claimed in any of its forms or modifications within the proper scope of the appended claims appropriately interpreted in accordance with the doctrine of equivalents.



Claims
  • 1. A semiconductor processing method comprising:providing a substrate; providing an outer layer of Si3N4 outwardly of the substrate, the outer Si3N4 layer having an outer surface; providing the substrate having the Si3N4 layer within a chemical vapor deposition reactor; feeding a gaseous silicon containing precursor to the reactor under conditions effective to deposit a silicon layer over the Si3N4 layer outer surface, the deposited silicon layer being provided to a thickness of less than or equal to about 30 Angstroms; and forming a layer of photoresist in physical contact with the deposited silicon layer.
  • 2. The method of claim 1 wherein the silicon containing precursor is dichlorosilane.
  • 3. A semiconductor processing method comprising:providing a substrate; providing an outer layer of Si3N4 outwardly of the substrate, the outer Si3N4 layer having an outer surface; providing the substrate having the Si3N4 layer within a chemical vapor deposition reactor; feeding a gaseous silicon containing precursor to the reactor under conditions effective to deposit a silicon layer over the Si3N4 layer outer surface, the deposited silicon layer being provided to a thickness of from about 10 Angstroms to about 30 Angstroms; and forming a layer of photoresist in physical contact with the deposited silicon layer.
  • 4. The method of claim 3 wherein the silicon containing precursor is dichlorosilane.
RELATED PATENT DATA

This patent resulted from a divisional application of U.S. Pat. application Ser. No. 09/295,642, now U.S. Pat. No. 6,297,171, which was filed Apr. 20, 1999, which is a continuation application of U.S. Pat. application Ser. No. 08/567,090, which was filed Dec. 4, 1995, now U.S. Pat. No. 5,926,739.

US Referenced Citations (51)
Number Name Date Kind
3549411 Bean Dec 1970 A
3649884 Haneta Mar 1972 A
3884698 Kakihama et al. May 1975 A
4075367 Gulett Feb 1978 A
4330569 Gulett et al. May 1982 A
4439270 Powell et al. Mar 1984 A
4446194 Candelaria May 1984 A
4485553 Christian Dec 1984 A
4499656 Fabian et al. Feb 1985 A
4543707 Ito et al. Oct 1985 A
4612629 Harari Sep 1986 A
4695872 Chatterjee Sep 1987 A
4698787 Mukherjee et al. Oct 1987 A
4732858 Brewer et al. Mar 1988 A
4868632 Hayashi Sep 1989 A
4874716 Rao Oct 1989 A
4939559 DiMiria et al. Jul 1990 A
4996081 Ellul et al. Feb 1991 A
5045345 Singer Sep 1991 A
5045847 Tarui et al. Sep 1991 A
5098865 Machado et al. Mar 1992 A
5160998 Itoh et al. Nov 1992 A
5178016 Dauenhauer et al. Jan 1993 A
5219788 Abernathey et al. Jun 1993 A
5304829 Mori et al. Apr 1994 A
5306946 Yamamoto Apr 1994 A
5442223 Fujii Aug 1995 A
5489542 Iwai et al. Feb 1996 A
5518946 Kuroda May 1996 A
5523616 Den Jun 1996 A
5554418 Ito et al. Sep 1996 A
5587344 Ishikawa Dec 1996 A
5756404 Friedenreich et al. May 1998 A
5773325 Teramoto Jun 1998 A
5795821 Bacchetta et al. Aug 1998 A
5831321 Nagayama Nov 1998 A
5834374 Cabral, Jr. et al. Nov 1998 A
5877069 Robinson Mar 1999 A
5882978 Srinivasan et al. Mar 1999 A
5891793 Gardner et al. Apr 1999 A
5904523 Feldman et al. May 1999 A
5918147 Filipiak et al. Jun 1999 A
5925494 Horn Jul 1999 A
5926739 Rolfson et al. Jul 1999 A
5985771 Moore et al. Nov 1999 A
6093956 Moore et al. Jul 2000 A
6103619 Lai Aug 2000 A
6140181 Forbes et al. Oct 2000 A
6143627 Robinson Nov 2000 A
6265241 Pan Jul 2001 B1
20010013638 Lam Aug 2001 A1
Foreign Referenced Citations (6)
Number Date Country
2129217 May 1984 GB
2145243 Mar 1985 GB
2170649 Aug 1986 GB
362137854 Jun 1987 JP
401086562 Mar 1989 JP
403075158 Mar 1991 JP
Non-Patent Literature Citations (8)
Entry
Silicon Proc. for VLSI; 177-178; vol. 1; S. Wolf.
Silicon Proc. for VLSI; 191-193; vol. 1; S. Wolf.
Silicon Proc. for VLSI; 37-38; 598-599; vol. 2; S. Wolf.
Electronic Materials Science: For Integrated Circuits; 1990©; Mayer et al; pp. 269-274; Pub. 1990.
Intrinsic Stress in Silicon Nitride and Silicon Dioxide Films Prepared by Various Deposition Techniques; 1988 IEEE Internatl. Sympos. On Electrical Insulation, Boston, MA; Jun. 5-8, 1988; 1 p.; Kanicki, J. et al.
Passivation of GaAsFET's with PECVD Silicon Oxide Films of Different Stress States; IEEE Transactions on Electron Devices; vol. 35, No. 9; Sept. 1988; pp. 1412-1418.
U.S. patent application Ser. No. 09057155, filed Apr. 1998, Moore.
Silicon Nitride Overcoats for Thin Film Magnetic Recording Media; IEEE Transactions on Magnetics; vol. 27. No. 6; Nov. 1991; pp. 5070-5072.
Continuations (1)
Number Date Country
Parent 08/567090 Dec 1995 US
Child 09/295642 US