BACKGROUND OF THE INVENTION
Field of the Invention
The present invention is related to semiconductor technology, and in particular to a semiconductor structure that includes a capacitor.
Description of the Related Art
As high performance integrated circuits demand larger currents at higher frequencies with lower power supply voltages, the design of power systems has increasingly become a challenge. Decoupling capacitors may be adopted and act as temporary charge reservoirs to prevent momentary fluctuations in supply voltage. Decoupling capacitor is more and more important to reduce power noise during digital circuit such as a microprocessor including numerous transistors that alternate between on and off states.
Although existing semiconductor structures are generally adequate, they are not satisfactory in every respect. For example, it is challenging to integrate decoupling capacitors since a plurality of capacitors must be used for different power domains. For example, a central processing unit (CPU) may need one decoupling capacitor, and a high performance system-on-chip (SOC) die may need 5 to 10 decoupling capacitors. Therefore, there is a need to further improve semiconductor structures to provide design flexibility.
BRIEF SUMMARY OF THE INVENTION
Semiconductor structures are provided. An exemplary embodiment of a semiconductor structure includes a first substrate, a first semiconductor die, a second semiconductor die, and a multi-terminal multi-capacitor structure. The first substrate includes a wiring structure. The first semiconductor die and the second semiconductor die are disposed on the first substrate. The multi-terminal multi-capacitor structure is disposed on the first substrate and includes a second substrate, an insulating layer, a first multi-terminal capacitor, and a second multi-terminal capacitor. The insulating layer is disposed over the second substrate. The first multi-terminal capacitor is disposed over the insulating layer and electrically coupled to the first semiconductor die through the wiring structure. The second multi-terminal capacitor is disposed over the insulating layer and electrically coupled to the second semiconductor die through the wiring structure, wherein the first multi-terminal capacitor and the second multi-terminal capacitor are electrically isolated from the second substrate.
Another exemplary embodiment of a semiconductor structure includes a multi-terminal multi-capacitor structure and a package structure. The multi-terminal multi-capacitor structure includes an insulating layer, a first multi-terminal capacitor, and a second multi-terminal capacitor. The first multi-terminal capacitor is disposed over the insulating layer and includes a first positive terminal and a first ground terminal. The second multi-terminal capacitor is disposed over the insulating layer and includes a second positive terminal and a second ground terminal, wherein the second multi-terminal capacitor is electrically isolated from the first multi-terminal capacitor. The package structure is disposed over the multi-terminal multi-capacitor structure and includes a first semiconductor die electrically coupled to the first multi-terminal capacitor and a second semiconductor die electrically coupled to the second multi-terminal capacitor.
A detailed description is given in the following embodiments with reference to the accompanying drawings.
BRIEF DESCRIPTION OF THE DRAWINGS
The present invention can be more fully understood by reading the subsequent detailed description and examples with references made to the accompanying drawings, wherein:
FIG. 1 is a top view of an exemplary semiconductor structure in accordance with some embodiments;
FIG. 2 is a top view of an exemplary semiconductor structures in accordance with some embodiments;
FIG. 3 is a cross-sectional view of an exemplary semiconductor structure in accordance with some embodiments;
FIGS. 4A and 4B are top views of a multi-terminal multi-capacitor structure of an exemplary semiconductor structure in accordance with some embodiments;
FIGS. 5A, 5B, and 5C are conceptual diagrams of a multi-terminal multi-capacitor structure of an exemplary semiconductor structure in accordance with some embodiments; and
FIG. 6 is a cross-sectional view of a multi-terminal multi-capacitor structure of an exemplary semiconductor structure in accordance with some embodiments.
DETAILED DESCRIPTION OF THE INVENTION
The following description is of the best-contemplated mode of carrying out the invention. This description is made for the purpose of illustrating the general principles of the invention and should not be taken in a limiting sense. The scope of the invention is determined by reference to the appended claims.
The present invention will be described with respect to particular embodiments and with reference to certain drawings, but the invention is not limited thereto and is only limited by the claims. The drawings described are only schematic and are non-limiting. In the drawings, the size of some of the elements may be exaggerated for illustrative purposes and not drawn to scale. The dimensions and the relative dimensions do not correspond to actual dimensions in the practice of the invention.
A semiconductor structure is described in accordance with some embodiments of the present disclosure. The semiconductor structure includes a multi-terminal multi-capacitor structure, which has more than one capacitor with more than one terminals, so that the occupied area can be reduced and the design flexibility can be elevated.
FIG. 1 is a top view of a semiconductor structure 100 in accordance with some embodiments of the disclosure. Additional features can be added to the semiconductor structure 100. Some of the features described below can be replaced or eliminated for different embodiments. To simplify the diagram, only a portion of the semiconductor structure 100 is illustrated.
As shown in FIG. 1, the semiconductor structure 100 includes a substrate 102, in accordance with some embodiments. There may be a wiring structure inside the substrate 102. In some embodiments, the wiring structure in the substrate 102 includes conductive layers, conductive vias, conductive pillars, the like, or a combination thereof. The wiring structure in the substrate 102 may be formed of metal, such as copper, aluminum, or a combination thereof.
The wiring structure in the substrate 102 may be disposed in inter-metal dielectric (IMD) layers. In some embodiments, the IMD layers are formed of organic materials, such as a polymer base material, non-organic materials, such as silicon nitride, silicon oxide, silicon oxynitride, or a combination thereof. The substrate 102 may have a first surface and a second surface which is opposite the first surface. It should be noted that the configuration of the substrate 102 shown in the figures is exemplary only and is not intended to limit the present invention. Any desired semiconductor element may be formed in and on the substrate 102. However, in order to simplify the diagram, only the flat substrate 102 is illustrated.
As shown in FIG. 1, the semiconductor structure 100 includes a plurality of conductive structures 104, in accordance with some embodiments. The conductive structures 104 may be disposed on the first surface of the substrate 102 and may be electrically coupled to the wiring structure of the substrate 102. In some embodiments, the conductive structures 104 include conductive materials, such as metal. The conductive structures 104 may be microbumps, controlled collapse chip connection (C4) bumps, ball grid array (BGA) balls, the like, or a combination thereof.
The semiconductor structure 100 includes a first semiconductor die 106 and a second semiconductor die 108, in accordance with some embodiments. The first semiconductor die 106 and the second semiconductor die 108 may be disposed on the second surface of the substrate 102, and shown for illustrative purposes only. The first semiconductor die 106 and the second semiconductor die 108 may be electrically coupled to the wiring structure of the substrate 102.
According to some embodiments, the first semiconductor die 106 and the second semiconductor die 108 each independently includes a system-on-chip (SoC) die, a logic device, a memory device, a radio frequency (RF) device, the like, or a combination thereof. For example, the first semiconductor die 106 and the second semiconductor die 108 may each independently include a micro control unit (MCU) die, a microprocessor unit (MPU) die, a power management integrated circuit (PMIC) die, a global positioning system (GPS) device, a central processing unit (CPU) die, a graphics processing unit (GPU) die, an input-output (IO) die, a dynamic random access memory (DRAM) controller, a static random-access memory (SRAM), a high bandwidth memory (HBM), or a combination thereof.
The semiconductor structure 100 includes a first capacitor 106C and a second capacitor 108C disposed on the second surface of the substrate 102, in accordance with some embodiments. The first capacitor 106C may be electrically coupled to the first semiconductor die 106 through the wiring structure of the substrate 102, and the second capacitor 108C may be electrically coupled to the second semiconductor die 108 through the wiring structure of the substrate 102. The first capacitor 106C and the second capacitor 108C may be provided to reduce system current-resistance (IR) drop.
The first capacitor 106C and the second capacitor 108C each occupies spaces. As shown in FIG. 1, the first capacitor 106C and the second capacitor 108C each occupies the area of six pieces of the conductive structures 104, for example. This is challenging to integrate different capacitors for different semiconductor components as the increasing demand for more functions and smaller devices. Therefore, the present disclosure provides another embodiment to solve the above problem.
FIG. 2 is a top view of a semiconductor structure 200, in accordance with some other embodiments of the disclosure. It should be noted that the semiconductor structure 200 may include the same or similar components as that of the semiconductor structure 100, which is illustrated in FIG. 1, and for the sake of simplicity, those components will not be discussed in detail again. In comparison with the embodiment of FIG. 1 where the semiconductor structure 100 includes a plurality of capacitors, the following embodiments will replace these capacitors with a multi-terminal multi-capacitor structure to reduce the space occupied.
As shown in FIG. 2, the semiconductor structure 200 includes a multi-terminal multi-capacitor structure 110, in accordance with some embodiments. The multi-terminal multi-capacitor structure 110 may occupy the area of six pieces of the conductive structures 104, for example. That is, different power domains can share one multi-terminal multi-capacitor structure 110. Thus no need to use separate capacitors for each different voltage design. As a result, occupied area can be reduced, more conductive structures 104 can be remained, and design flexibility can be provided.
The multi-terminal multi-capacitor structure 110 may include a capacitor for the first semiconductor die 106 and a capacitor for the second semiconductor die 108 arranged side-by-side. The first semiconductor die 106 and the second semiconductor die 108 may also be arranged side-by-side. The sidewall of the first semiconductor die 106 may be aligned with the sidewall of the second semiconductor die 108. However, the present disclosure is not limit thereto. For example, the first semiconductor die 106 and the second semiconductor die 108 may be stacked vertically.
In some embodiments, the multi-terminal multi-capacitor structure 110 partially overlaps both the first semiconductor die 106 and the second semiconductor die 108 in a direction that is substantially vertical to the first surface of the substrate 102, as shown in FIG. 2. Alternatively, the multi-terminal multi-capacitor structure 110 may partially overlap the first semiconductor die 106 or the second semiconductor die 108 in a direction that is substantially vertical to the first surface of the substrate 102.
As shown in FIG. 2, the multi-terminal multi-capacitor structure 110 may be surrounded by the conductive structures 104. The numbers of the conductive structures 104 adjacent to the multi-terminal multi-capacitor structure 110 may be same or different on each side of the multi-terminal multi-capacitor structure 110. The numbers and configurations of the multi-terminal multi-capacitor structure 110 and the conductive structures 104 are shown for illustrative purposes only.
As shown in FIG. 2, two semiconductor dies, the first semiconductor die 106 and the second semiconductor die 108, share one multi-terminal multi-capacitor structure 110, but the present disclosure is not limit thereto. For example, more than two semiconductor dies may share and partially overlap the multi-terminal multi-capacitor structure 110 in a direction that is substantially vertical to the first surface of the substrate 102. Alternatively, more than one multi-terminal multi-capacitor structures may be utilized for a plurality of semiconductor dies. According to some embodiments, the semiconductor structure 200 also include one or more passive components (not illustrated), such as resistors, capacitors, inductors, or a combination thereof.
FIG. 3 is a cross-sectional view of a semiconductor structure 300, in accordance with some embodiments of the disclosure. It should be noted that the semiconductor structure 300 may include the same or similar components as that of the semiconductor structure 200, which is illustrated in FIG. 2, and for the sake of simplicity, those components will not be discussed in detail again. In the following embodiments, three semiconductor dies share a multi-terminal multi-capacitor structure.
As shown in FIG. 3, the semiconductor structure 300 includes a first semiconductor die 122, a second semiconductor die 124, and a third semiconductor die 126, which have a first voltage domain V1, a second voltage domain V2, and a third voltage domain V3, respectively, in accordance with some embodiments. In some embodiments, the first semiconductor die 122, the second semiconductor die 124, and the third semiconductor die 126 may be included in a package structure 120. In some other embodiments, the first semiconductor die 122, the second semiconductor die 124, and the third semiconductor die 126 may be separate.
The first semiconductor die 122, the second semiconductor die 124, and the third semiconductor die 126 may include similar or different components. The first semiconductor die 122, the second semiconductor die 124, and the third semiconductor die 126 may be similar to the first semiconductor die 106 and/or the second semiconductor die 108 as shown in FIG. 2, and will not be repeated. According to some embodiments, the package structure 120 also include one or more passive components (not illustrated), such as resistors, capacitors, inductors, or a combination thereof.
As shown in FIG. 3, the semiconductor structure 300 includes a plurality of conductive structures 114 between the package structure 120 and the substrate 102, in accordance with some embodiments. The first semiconductor die 122, the second semiconductor die 124, and the third semiconductor die 126 may be electrically coupled to the wiring structure of the substrate 102 through the conductive structures 114. In some embodiments, the conductive structures 114 include conductive materials, such as metal. The conductive structures 114 may be microbumps, controlled collapse chip connection (C4) bumps, ball grid array (BGA) balls, the like, or a combination thereof. The conductive structures 114 may be similar to or different from the conductive structures 104.
As shown in FIG. 3, the semiconductor structure 300 includes the multi-terminal multi-capacitor structure 110, in accordance with some embodiments. The multi-terminal multi-capacitor structure 110 may include a plurality of multi-terminal capacitors (not shown) for the first semiconductor die 122, the second semiconductor die 124, and the third semiconductor die 126, which may be referred to a first multi-terminal capacitor, a second multi-terminal capacitor, and a third multi-terminal capacitor, respectively.
In some embodiments, the first multi-terminal capacitor, the second multi-terminal capacitor, and the third multi-terminal capacitor include first terminals 112a, second terminals 112b, and third terminals 112c, respectively. Each of the first terminals 112a, the second terminals 112b, and the third terminals 112c include a positive terminal and a ground terminal, which reduces the equivalent series resistor (ESR) and equivalent series inductance (ESL) to reduce the system IR drop.
The first semiconductor die 122 may be electrically coupled to the first multi-terminal capacitor through the first terminals 112a, the wiring structure of the substrate 102, and the conductive structures 114. The second semiconductor die 124 may be electrically coupled to the second multi-terminal capacitor through the second terminals 112b, the wiring structure of the substrate 102, and the conductive structures 114. The third semiconductor die 126 may be electrically coupled to the third multi-terminal capacitor through the third terminals 112c, the wiring structure of the substrate 102, and the conductive structures 114.
As shown in FIG. 3, the multi-terminal multi-capacitor structure 110 is a land-side capacitor (LSC), in accordance with some embodiments. In particular, the multi-terminal multi-capacitor structure 110 and the semiconductor dies 122, 124, 126 (or the package structure 120) may be disposed on opposite sides of the substrate 102. The multi-terminal multi-capacitor structure 110 and the conductive structures 104 may be disposed on the same side of the substrate 102. The semiconductor dies 122, 124, 126 (or the package structure 120) may partially overlap the multi-terminal multi-capacitor structure 110 and the conductive structures 104.
Alternatively, the multi-terminal multi-capacitor structure 110 may be a die-side capacitor (DSC) (not shown), in accordance with some other embodiments. In particular, the multi-terminal multi-capacitor structure 110 and the semiconductor dies 122, 124, 126 (or the package structure 120) may be disposed on the same side of the substrate 102. The multi-terminal multi-capacitor structure 110 and the conductive structures 104 may be disposed on opposite sides of the substrate 102. The multi-terminal multi-capacitor structure 110 may be adjacent to one or more of the semiconductor dies 122, 124, 126 (or the package structure 120). The semiconductor dies 122, 124, 126 (or the package structure 120) and the multi-terminal multi-capacitor structure 110 may partially overlap the conductive structures 104.
As shown in FIG. 3, the first semiconductor die 122, the second semiconductor die 124, and the third semiconductor die 126 are disposed in a row, which is shown for illustrative purposes only. For example, the first semiconductor die 122, the second semiconductor die 124, and the third semiconductor die 126 may be stacked vertically. Similarly, the first terminals 112a, the second terminals 112b, and the third terminals 112c disposed in a row are shown for illustrative purposes only. Some exemplary configurations are described in the following.
FIG. 4A is a top view of a multi-terminal multi-capacitor structure 400a in accordance with some embodiments. It should be noted that the multi-terminal multi-capacitor structure 400a may include the same or similar components as that of the multi-terminal multi-capacitor structure 110 of the semiconductor structure 300, which is illustrated in FIG. 3, and for the sake of simplicity, those components will not be discussed in detail again.
In some embodiments, the first terminals 112a include a first positive terminal V1 and a first ground terminal GND1, the second terminals 112b include a second positive terminal V2 and a second ground terminal GND2, and the third terminals 112c include a third positive terminal V3 and a third ground terminal GND3. The multi-terminal multi-capacitor structure 110 also include some other terminals which are shown for illustrative purpose only. Adjacent two of the terminals 112a, 112b, 112c may be arranged side-by-side. Adjacent two of the multi-terminal capacitors including the terminals 112a, 112b, 112c may also be arranged side-by-side.
As shown in FIG. 4A, the first positive terminal V1, the second ground terminal GND2, and the third positive terminal V3 may be disposed along a first line, and the first ground terminal GND1, the second positive terminal V2, and the third ground terminal GND3 may be disposed along a second line. The first line may be substantially parallel to the second line.
A conceptual diagram of the multi-terminal multi-capacitor structure 400a is illustrated in FIG. 5A, in accordance with some embodiments. The first multi-terminal capacitor (including the first positive terminal V1 and the first ground terminal GND1), the second multi-terminal capacitor (including the second positive terminal V2 and the second ground terminal GND2), and the third multi-terminal capacitor (including the third positive terminal V3 and the third ground terminal GND3) may be separate. In particular, the first multi-terminal capacitor, the second multi-terminal capacitor, and the third multi-terminal capacitor may be electrically isolated from each other.
FIG. 4B is a top view of a multi-terminal multi-capacitor structure 400b in accordance with some embodiments. It should be noted that the multi-terminal multi-capacitor structure 400b may include the same or similar components as that of the multi-terminal multi-capacitor structure 400a, which is illustrated in FIG. 4B, and for the sake of simplicity, those components will not be discussed in detail again.
In some embodiments, a first positive terminal, a second positive terminal, a third positive terminal, and a fourth positive terminal are equal, which may be referred to as V4. In some embodiments, a first ground terminal, a second ground terminal, a third ground terminal, and a fourth ground terminal are equal, which may be referred to as GND4. Adjacent two of the terminals may be arranged side-by-side. Adjacent two of the multi-terminal capacitors including these terminals may also be arranged side-by-side.
As shown in FIG. 4B, the first positive terminal, the second positive terminal, the third positive terminal, and the fourth positive terminal V4 may be disposed along a first line, and the first ground terminal, the second ground terminal, the third ground terminal, and the fourth ground terminal GND4 may be disposed along a second line. The first line may be substantially parallel to the second line.
A conceptual diagram of six of the terminals of the multi-terminal multi-capacitor structure 400b is illustrated in FIG. 5B, in accordance with some embodiments. The first positive terminal, the second positive terminal, and the third positive terminal V4 may be electrically coupled to each other. The first ground terminal, the second ground terminal, and the third ground terminal GND4 may be electrically coupled to each other. That is, the first multi-terminal capacitor, the second multi-terminal capacitor, and the third multi-terminal capacitor may be electrically coupled to each other.
FIG. 5C is a conceptual diagram of a multi-terminal multi-capacitor structure in accordance with some embodiments. In some embodiments, the first terminals include a first positive terminal V1 and a first ground terminal, the second terminals include a second positive terminal V2 and a second ground terminal, and the third terminals include a third positive terminal V3 and a third ground terminal. The first ground terminal, the second ground terminal, and the third ground terminal may be electrically coupled to a common ground GND5.
FIG. 6 is a cross-sectional view of a multi-terminal multi-capacitor structure 600 of a semiconductor structure in accordance with some embodiments. It should be noted that the multi-terminal multi-capacitor structure 600 may include the same or similar components as that of the multi-terminal multi-capacitor structure 110, which is illustrated in FIG. 3, and for the sake of simplicity, those components will not be discussed in detail again.
As shown in FIG. 6, the multi-terminal multi-capacitor structure 600 includes a semiconductor substrate 602 in accordance with some embodiments. The semiconductor substrate 602 may be formed of silicon, silicon germanium, germanium, other suitable semiconductor, or a combination thereof. It should be noted that the configuration of the semiconductor substrate 602 shown in the figures is exemplary only and is not intended to limit the present invention. Any desired semiconductor element may be formed in and on the semiconductor substrate 602. However, in order to simplify the diagram, only the flat semiconductor substrate 602 is illustrated.
As shown in FIG. 6, the multi-terminal multi-capacitor structure 600 includes an insulating layer 604 disposed over the semiconductor substrate 602 in accordance with some embodiments. The insulating layer 604 may cover the top surface of the semiconductor substrate 602. The insulating layer 604 may be formed of silicon oxide, silicon nitride, silicon oxynitride, other suitable isolation material, or a combination thereof.
As shown in FIG. 6, the multi-terminal multi-capacitor structure 600 includes a first multi-terminal capacitor 610a and a second multi-terminal capacitor 610b disposed over the insulating layer 604. The insulating layer 604 may electrically isolate the first multi-terminal capacitor 610a and the second multi-terminal capacitor 610b from the substrate 102. As a result, a plurality of multi-terminal capacitors can be grouped to form one capacitor (i.e., the multi-terminal multi-capacitor structure 600) which provides decoupling capacitor function to different voltage domains, thereby reducing the occupied space of the capacitor. In addition, design flexibility can be improved, and performance boost can also be provided.
As shown in FIG. 6, each of the first multi-terminal capacitor 610a and the second multi-terminal capacitor 610b includes conductive layers 606, 608, 616 in accordance with some embodiments. The conductive layers 606, 608, 616 may be formed of metal, such as tungsten. Each of the first multi-terminal capacitor 610a and the second multi-terminal capacitor 610b includes capacitor cells 612 between the conductive layers 606 and 608, and includes a plurality of vias 614 between the conductive layers 606 and 616 and between conductive layers 608 and 616 in accordance with some embodiments. The vias 614 may be formed of metal, such as copper.
As shown in FIG. 6, the multi-terminal multi-capacitor structure 600 includes a dielectric layer 618 disposed over the insulating layer 604 and surrounds the first multi-terminal capacitor 610a and the second multi-terminal capacitor 610b in accordance with some embodiments. The dielectric layer 618 may be formed of organic materials, such as a polymer base material, non-organic materials, such as silicon nitride, silicon oxide, silicon oxynitride, or a combination thereof.
As shown in FIG. 6, the multi-terminal multi-capacitor structure 600 includes a plurality of terminals 620 disposed over the conductive layers 616 in accordance with some embodiments. The terminals 620 may be exposed by the dielectric layer 618. The terminals 620 may be formed of conductive materials, such as metal.
The terminals 620 of the first multi-terminal capacitor 610a may include a positive terminal and a ground terminal and may be electrically coupled to a semiconductor die (such as the first semiconductor die 122 as shown in FIG. 3). The terminals 620 of the second multi-terminal capacitor 610b may include a positive terminal and a ground terminal and may be electrically coupled to another semiconductor die (such as the second semiconductor die 124 as shown in FIG. 3).
In summary, in comparison with using separate capacitors for different voltage domains of different semiconductors, the present disclosure adopts a multi-terminal multi-capacitor structure which includes a plurality of capacitors and a plurality of terminals. The terminals include a positive terminal and a ground terminal. Therefore, the space occupied by the capacitor can be reduced, and the conductive structures remain on the substrate can be increased. As a result, design flexibility can be increased, and design can be easier. Performance boost can also be provided. In addition, the equivalent series resistor (ESR) and equivalent series inductance (ESL) can be reduced, thereby lowering the system IR drop.
While the invention has been described by way of example and in terms of the preferred embodiments, it should be understood that the invention is not limited to the disclosed embodiments. On the contrary, it is intended to cover various modifications and similar arrangements (as would be apparent to those skilled in the art). Therefore, the scope of the appended claims should be accorded the broadest interpretation so as to encompass all such modifications and similar arrangements.
Patent Application
20220130800
