Relevant subject matter is disclosed in two co-pending U.S. patent application Ser. Nos. 13/339,409 and 13/339,419 filed on the same date, and respectively having titles of “SERIAL ADVANCED TECHNOLOGY ATTACHMENT DUAL IN-LINE MEMORY MODULE ASSEMBLY” and “DISPLAY CARD ASSEMBLY”, which are assigned to the same assignee as this patent application.
1. Technical Field
The present disclosure relates to a serial advanced technology attachment dual in-line memory module (SATA DIMM) assembly.
2. Description of Related Art
Solid state drives (SSD) store data on chips instead of on magnetic or optical discs. One type of SSD has the form factor of a DIMM module and it is called a SATA DIMM module. The SATA DIMM module can be inserted into a memory slot of a motherboard, to add storage capacity. Generally, a SATA DIMM module includes a plurality of storage chips and a storage controller for controlling the storage chips to store data. The problem is that the number of the storage chips arranged on the SATA DIMM module is limited and it is difficult to add additional storage capacity.
Many aspects of the embodiments can be better understood with reference to the following drawings. The components in the drawings are not necessarily drawn to scale, the emphasis instead being placed upon clearly illustrating the principles of the present embodiments. Moreover, in the drawings, like reference numerals designate corresponding parts throughout the several views.
The disclosure, including the drawings, is illustrated by way of example and not by way of limitation. References to “an” or “one” embodiment in this disclosure are not necessarily to the same embodiment, and such references mean at least one.
The module 100 includes a substantially rectangular circuit board 10. A control chip 11, a plurality of storage chips 12, and a storage device interface 13 are all arranged on the circuit board 10. The storage device interface 13 is arranged on an upper left corner of the circuit board 10 and adjacent to an end 19 of the circuit board 10. The control chip 11 is connected to the storage device interface 13 and the storage chips 12, to receive a control signal through the storage device interface 13 and control the storage chips 12 to store data according to the control signal. In one embodiment, the storage device interface 13 is a SATA connector. In other embodiments, the storage device interface 13 may be an edge connector and in accordance with SATA standard, and includes a pair of signal input pins, a pair of signal output pins, and three ground pins.
An edge connector 16 is arranged on a bottom edge 15 of the circuit board 10, to be inserted into an expansion slot, such as a DDR3 memory slot 210, of a motherboard 200. The edge connector 16 includes a plurality of power pins 161 and a plurality of ground pins 162. The power pins 161 are connected to the control chip 11 and the storage chips 12. The ground pins 162 are connected to a ground layer (not shown) of the circuit board 10. Two grooves 14 are defined in two opposite ends 19 of the circuit board 10.
An edge connector 18 is arranged on a top edge 17 of the circuit board 10, to be electrically connected to pins 22 of the expansion slot 20. The edge connector 18 includes a plurality of power pins 181, a plurality of ground pins 182, and four signal pins 183. The signal pins 183 include a pair of signal input pins and a pair of signal output pins. The power pins 181 are connected to the power pins 161. The ground pins 182 are connected to a ground layer (not shown) of the circuit board 10. The signal pins 183 are connected to the control chip 11. The storage device interface 13 is arranged below the edge connector 18, to avoid interference with the expansion slot 20 when the edge connector 18 is connected to the expansion slot 20.
The expansion card 30 includes a substantially rectangular circuit board 30. A plurality of storage chips 31 is arranged on the circuit board 30. An edge connector 36 is arranged on a bottom edge 35 of the circuit board 30, to be inserted into the expansion slot 20. The edge connector 36 includes a plurality of power pins 361, a plurality of ground pins 362, and four signal pins 363. The signal pins 363 include a pair of signal input pins and a pair of signal output pins. The power pins 361 and the signal pins 363 are connected to the storage chips 31. The ground pins 362 are connected to a ground layer (not shown) of the circuit board 30. Two grooves 34 are defined in two opposite ends 39 of the circuit board 30.
In assembly, the edge connector 16 is inserted into the memory slot 210. Two fixing elements 212 of the memory slot 210 are respectively engaged in the grooves 14. The storage device interface 13 is connected to a storage device interface 220 of the motherboard 200 by two connectors 41 and 42 of a cable 4. When the motherboard 200 needs to add storage capacity, the edge connector 36 is inserted into the expansion slot 20. The pins 22 are soldered on the circuit board 10, and are connected to the edge connector 18. The power pins 361, the ground pins 362, and the signal pins 363 are respectively connected to the power pins 181, the ground pins 182, and the signal pins 183 through the pins 22. Two fixing elements 21 of the expansion slot 20 are engaged in the grooves 34 of the expansion card 300.
When the motherboard 200 receives power, the motherboard 200 outputs a voltage to the control chip 11 and the storage chips 12 through the memory slot 210 and the power pins 161. At the same time, the voltage output from the motherboard 200 is provided to the storage chips 31 through the power pins 181, the expansion slot 20, and the power pins 361. The motherboard 200 outputs a control signal, such as a SATA signal to the control chip 11 through the storage device interface 220, the cable 4, and the storage device interface 13. The control chip 11 controls the storage chips 12 to store data, and also controls the storage chips 31 to store data through the signal pins 183, the expansion slot 20, and the signal pins 363.
The SATA DIMM assembly 1 can add the storage capacity of the motherboard 200 through the SATA DIMM 100, the expansion card 300, and the expansion slot 20, to save cost.
Even though numerous characteristics and advantages of the disclosure have been set forth in the foregoing description, together with details of the structure and function of the disclosure, the disclosure is illustrative only, and changes may be made in detail, especially in matters of shape, size, and the arrangement of parts within the principles of the disclosure to the full extent indicated by the broad general meaning of the terms in which the appended claims are expressed.
Number | Date | Country | Kind |
---|---|---|---|
2011 1 0408514 | Dec 2011 | CN | national |
Number | Name | Date | Kind |
---|---|---|---|
5611057 | Pecone et al. | Mar 1997 | A |
6004139 | Dramstad et al. | Dec 1999 | A |
6449676 | Johari et al. | Sep 2002 | B1 |
6491526 | Leman | Dec 2002 | B2 |
6639806 | Chuang et al. | Oct 2003 | B1 |
7255570 | Feldman et al. | Aug 2007 | B1 |
7473100 | Moritake | Jan 2009 | B2 |
8423695 | Purwin | Apr 2013 | B2 |
20020072255 | Leman | Jun 2002 | A1 |
20020141170 | Rhoads | Oct 2002 | A1 |
20030007339 | Harris et al. | Jan 2003 | A1 |
20060080473 | Wang et al. | Apr 2006 | A1 |
20060245119 | Goodwin et al. | Nov 2006 | A1 |
20080065805 | Wu et al. | Mar 2008 | A1 |
20080094811 | Hazelzet | Apr 2008 | A1 |
20090075494 | Crighton | Mar 2009 | A1 |
20100128447 | MacDougall et al. | May 2010 | A1 |
20100241799 | Schuette | Sep 2010 | A1 |
20110159718 | McKee | Jun 2011 | A1 |
20120299582 | Bai et al. | Nov 2012 | A1 |
20120320551 | Sun | Dec 2012 | A1 |
20130038999 | Tian et al. | Feb 2013 | A1 |
20130070412 | Ge et al. | Mar 2013 | A1 |
20130073768 | Cong et al. | Mar 2013 | A1 |
20130094167 | Chen et al. | Apr 2013 | A1 |
20130100627 | Cong et al. | Apr 2013 | A1 |
20130114200 | Wu et al. | May 2013 | A1 |
20130151745 | Yin et al. | Jun 2013 | A1 |
20130155601 | Tian | Jun 2013 | A1 |
20130155637 | Yin et al. | Jun 2013 | A1 |
20130164952 | Wu et al. | Jun 2013 | A1 |
20130170128 | Liu et al. | Jul 2013 | A1 |
Number | Date | Country | |
---|---|---|---|
20130151745 A1 | Jun 2013 | US |