The present invention relates to the field of electronic design automation software. More specifically, the invention relates to the automatic adjustment of layout of integrated circuit designs.
To be able to continually increase the gate count of semiconductor devices on fixed die size, integrated circuit (IC) designs have involved shrinking feature sizes. For the next decade, the outlook is strong for photolithography to continue to be the process by which IC are manufactured. When processing the features in today's deep sub-micron processes, the wavelength of light used in the photolithography process is less than that of the feature size. A result of the use of photolithography under these “tight” conditions is that the resulting design, notwithstanding the use of phase shift masking, does not precisely match the desired design.
A method of automatically correcting the resulting differences involves making subtle modifications to the mask or reticle used in the photolithography process (hereinafter collectively referred to as mask). These modifications are termed optical proximity corrections or optical and process corrections. Whether the term is referring to optical distortions alone or for process distortions in addition to optical distortions determines which term is the proper term to use. Regardless of the reason for these corrections, the discussions herein will generically refer to either or both of these types of corrections as OPC.
There are two basic types of OPC, rule-based and model-based. Rule based OPC applies corrections to the mask based on a predetermined set of rules. Thus, if an analysis of the mask determines that the mask meets a predetermined set of conditions, a process applies the appropriate correction to the mask for the conditions met. The corrections resulting from the rule-based approaches are typically less accurate, when compared to model based correction. However, rule-based corrections are more computationally efficient, and less costly. In contrast, a model-based OPC technique uses process simulation to determine corrections to the masks. The model-based OPC corrections, generated in accordance with the results of these simulations, generally provide for greater accuracy than the corrections provided by rule-based OPC. However, model-based OPC is computationally intensive and therefore time consuming as well as costly.
The invention discloses a method and apparatus for modifying, as appropriate, the geometries of a polygon. Based on various attributes associated with the polygon and its surroundings, modification of the location of the edge segments may conditionally occur. Additionally, if these modifications occur, a method to minimize the introduction of short edges during the modification is provided.
In one embodiment of the present invention, if the spacing between an edge segment and the nearest feature outside of a polygon comprising the edge segment is below a certain threshold, the edge segment will be negatively biased.
In one embodiment of the present invention, if the length of an edge segment, as a result of biasing, is too short as compared to a reference value, the edge will be lengthened by shortening adjacent edge segments and lengthening the short edge segment.
FIG. 1—A flowchart of process flow of one embodiment of the present invention.
FIG. 2—A sample polygon layer to which the flowchart of the embodiment of
FIG. 3—A resulting polygon layer from the application of the process embodiment of the
FIG. 4—A more complex correction based on additional dimensions.
FIG. 5—A table approach to correction of edge placement.
FIG. 6—A polygon with no correction.
FIG. 7—The polygon of
FIG. 8—The polygon of
FIG. 9—The 2-dimentional table applied to the polygon of
FIG. 10—A 3-dimentional table applied to the polygon of
FIG. 11—Illustrates a polygon with a long edge and a polygon with a short edge.
FIG. 12—An example partial layer of polygon showing width and spacing to which an embodiment of this invention may be applied.
FIG. 13—A 2-dimensional table of correction, in accordance with one embodiment, to be applied to the example partial layer polygon of
FIG. 14—The resulting polygon from the application of the table of correction of
FIG. 15—Resulting polygon from a space-priority based bias.
FIG. 16—Example violation of minimum edge length during rule based OPC correction.
FIG. 17—Results of applying short edge corrections to rule based OPC.
FIG. 18—An example computer incorporated with an embodiment of the present invention.
FIG. 19—An Electronic Design Automation (EDA) Tool Suite incorporated with the teachings of the present invention.
FIG. 20—A networking environment suitable for practicing the invention.
In the following description, various aspects of the present invention will be described. For purposes of explanation specific numbers, materials and configurations are set forth in order to provide a thorough understanding of the present invention. In some instances, well-known features are omitted or simplified in order not to obscure the present invention.
Various operations will be described as multiple discrete steps, in a manner that is most helpful in understanding the present invention, however, the order of description should not be construed as to imply that these operations are necessarily order dependent. In particular, these operations need not be performed in the order of presentation. Further, the description repeatedly uses the phrase “in one embodiment”, which ordinarily does not refer to the same embodiment, although it may.
Width and Space Based OPC
In this embodiment of the invention, each side of each polygon in a layer is processed. Each side of a polygon is processed as a line segment, and each line segment of a polygon is further divided into one or more edge segments 110. Thus, an edge segment is at least a portion of a line segment (or side) of a polygon. Various embodiments of the invention determine which portion of the line segment defines an edge segment.
In one embodiment of the invention, the method ascertains which portion of a line segment defines an edge segment by determining at least two attribute sets along the line segment. The first attribute set is the spacing distances between the various portions of the line segment and their corresponding closest neighboring structures outside the polygon. The second attribute set is the widths of the polygon for the various portions of the line segment. That is, the distance from the various portions of the line segment to corresponding portions of a line segment or segments on the opposite side of the polygon. An edge segment will be a contiguous portion of the line segment where each of these two attributes remains constant. In other words, when continuing on the line segment, if either the width of the polygon or the spacing between the polygon and another outside structure changes, then this signals the beginning of a new edge segment.
In this embodiment of the present invention, during processing of an edge segment, the spacing between the edge segment and an outside nearest neighboring structure of the polygon, with respect to the edge segment currently being processed, is compared to a reference value 120. In the example shown in
As previously mentioned, the application of the process in
In one embodiment, the processing and the bias applications are algorithmically effectuated, whereas in another embodiment, a table is preferentially employed.
By utilizing a table-based approach, each edge segment can be bucketized. That is, each edge segment can be placed in a bucket that corresponds to a unique cell entry in a table. Thus each bucket may have any number of edge segments that have attributes that match the requirements of each cell. For example, using the embodiment shown in
Additional Dimension OPC Approach
Where more granularity of edge segment adjustment is needed vis-à-vis a two-dimensional approach, embodiments of the present invention may employ other dimensions, in addition to width and spacing, in determining the appropriate bias values. In one embodiment of the present invention, the length of the polygon at the edge segment undergoing processing is also used to determine the proper bias value. The length of the polygon in such an embodiment is the same as the length of the edge segment. For example,
Another embodiment of the present invention takes into account a second length value in determining bias for edge segments.
Short Edge Interdiction
When performing biasing as discussed above, it is likely that different edge segments may be biased by different values. This can result in original (input) edge segments that are sub divided into smaller edge segments. This may result in (1) additional edge segments that (2) may be smaller than a threshold value. If each additional edge segment is sufficiently long so that there is not a problem with the manufacturability of those edges, then it may not be necessary to attempt to rid the design of those additional edges.
However there are times when making adjacent edge biases the same is desired. This would occur when the introduction of new edge segments results in edge segments below a threshold value. By having edge segments below a certain value there may be effects on design rules for the given manufacturing process.
An aspect of the invention is the ability to not allow short edges below a certain threshold. The present invention can accomplish this by resolving inconsistent biases under certain circumstances. In one embodiment of the present invention, the inconsistent biases are resolved when one edge segment is below a user specified value. In one embodiment, the inconsistent biases are resolved when one edge is below a process specific threshold value. In one embodiment all inconsistent biases are resolved.
Inconsistent Biases
Edge Merging
Another aspect of the invention is the ability to determine how to resolve adjacent edge segment biases, which may be inconsistent or even conflicting. For example, when two edge segments are to be biased, which bias measurement, if any, should an algorithm apply to prohibit the introduction of additional short edges?
Thus, when two biases for adjacent edge segments differ, various embodiments of the present invention apply a resolution function to determine the correct bias value to be employed, to avoid introduction of additional edges. This resolution may be performed based on any number of criteria. One embodiment of the present invention implements a priority scheme wherein a “maximizing spacing” scheme attempts to apply biases wherein a space-attribute bias determination assumes priority over a width-attribute bias determination. For example, refer again to
In another embodiment of the present invention, the user may specify the method of determining the resolution. In yet another embodiment of the present invention, rules associated with the process used for the IC fabrication are used to determine what the resolution function will be.
A situation may arise where the weighing of both biases results in a “tie” as determined by the method of the embodiment. In this case, other application dependent heuristics may be employed for tie breaking. These may include choosing a weighted bias or user specified tie breaking rules.
Edge Lengthening
Another option for resolving the occurrence of short edges is to attempt to lengthen edge segment corrections. In one embodiment of the invention, the length of an edge segment is checked against a minimum edge segment length. If the embodiment determines that the edge segment does not meet the minimum segment length, the embodiment will check adjacent edge segments to determine their length. If the embodiment establishes that there is sufficient length in the short edge segment and the adjacent edge segment combined such that length can be removed from the adjacent edge segment and added to the short edge segment, resulting in two edge segments that meet the minimum length requirements, then the edge segments are so modified.
Refer now to
The resulting corrections are shown in
In one embodiment of this invention, only part of the requirement addition to an edge segment is taken from a single edge. This results in a short edge that does not meet the minimum requirement, but is nevertheless closer than the original. In one embodiment of the present invention, a short edge is between to other edge segments. In this embodiment “length” is taken from two adjacent edge segments when an edge segment does not meet a minimum length requirement.
User Device Embodiment
Hardware
These elements perform their conventional functions known in the art. In particular, disk drive 1822 and system memory 1814 are used to store permanent and working copies of the electronic design system. The permanent copy may be pre-loaded into disk drive 1822 in factory, loaded from distribution medium 1832, or down loaded from a remote distribution source (not shown). Distribution medium 1832 may be a tape, a CD, a DVD or other storage medium of the like. The constitutions of these elements are known. Any one of a number of implementations of these elements known in the art may be used to form computer system 1800.
Certain embodiments may include additional components, may not require all of the above components, or may combine one or more components. Those skilled in the art will be familiar with a variety of alternative implementations.
EDA Tool Suite
Refer now to
Remote Client
In the present description, an advantageous method of performing OPC to an IC mask layout as well as a method for managing short edge generation in the layout has been described.
This application is a divisional of U.S. patent application Ser. No. 10/402,079, filed Mar. 26, 2003, now U.S. Pat. No. 6,817,003 which is a divisional of U.S. patent application Ser. No. 09/882,802, filed Jun. 14, 2001, now U.S. Pat. No. 6,574,784, issued Jun. 3, 2003.
Number | Name | Date | Kind |
---|---|---|---|
4762396 | Dumant et al. | Aug 1988 | A |
5502654 | Sawahata | Mar 1996 | A |
5655110 | Krivokapic et al. | Aug 1997 | A |
5723233 | Garza et al. | Mar 1998 | A |
5825647 | Tsudaka | Oct 1998 | A |
5879844 | Yamamoto et al. | Mar 1999 | A |
6016357 | Neary et al. | Jan 2000 | A |
6049660 | Ahn et al. | Apr 2000 | A |
6077310 | Yamamoto et al. | Jun 2000 | A |
6120952 | Pierrat et al. | Sep 2000 | A |
6128067 | Hashimoto | Oct 2000 | A |
6187483 | Capodieci et al. | Feb 2001 | B1 |
6243855 | Kobayashi et al. | Jun 2001 | B1 |
6249904 | Cobb | Jun 2001 | B1 |
6263299 | Aleshin et al. | Jul 2001 | B1 |
6269472 | Garza et al. | Jul 2001 | B1 |
6301697 | Cobb | Oct 2001 | B1 |
6317859 | Papadopoulou | Nov 2001 | B1 |
6370679 | Chang et al. | Apr 2002 | B1 |
6425117 | Pasch et al. | Jul 2002 | B1 |
6453452 | Chang et al. | Sep 2002 | B1 |
6453457 | Pierrat et al. | Sep 2002 | B1 |
6467076 | Cobb | Oct 2002 | B1 |
6499003 | Jones et al. | Dec 2002 | B2 |
6665845 | Aingaran et al. | Dec 2003 | B1 |
Number | Date | Country |
---|---|---|
09319067 | Dec 1997 | JP |
WO 0165315 | Sep 2001 | WO |
Number | Date | Country | |
---|---|---|---|
20040230930 A1 | Nov 2004 | US |
Number | Date | Country | |
---|---|---|---|
Parent | 10402079 | Mar 2003 | US |
Child | 10873589 | US | |
Parent | 09882802 | Jun 2001 | US |
Child | 10402079 | US |