Dual damascene (DD) patterning is a technique for forming interconnect structures in integrated circuits (ICs) using conductive copper metal lines. The copper metal lines may be inlaid into an oxide or low-k dielectric layer by plating the metal into preformed trenches. Chemical mechanical polishing may then be performed to remove excess metal from the wafer surface.
Via-first DD patterning is a DD process in which via fill material may be used to minimize the resist thickness variations in the trench patterning step. The via-first approach to DD patterning may require high etch selectivity between the interlevel dielectric (ILD) and etch stop layer (ESL), substrate reflectivity control, and thorough removal of post-etch residues. A siloxane-based material referred to as SLAM (Sacrificial Light-Absorbing Material) satisfies many of these requirements. SLAM features a comparable dry etch rate to many ILDs, good etch selectivity to photoresists (or “resists”), high absorption of light at exposure wavelengths, and compatibility with standard lithographic processes.
Current SLAM materials may be formulated to be compatible with silicon oxide-based ILD materials in both etch rate and cleanability. These silicon-oxide materials are typically more difficult to remove than resists, and may require more aggressive chemical or thermal processing. Consequently, harsh processing conditions (thermal and/or chemical) may be required in SLAM-assisted DD patterning to remove the SLAM and resists.
Dual damascene (DD) patterning is a technique for forming interconnect structures in integrated circuits (ICs) using conductive copper metal lines. The copper metal lines may be inlaid into an oxide or low-k dielectric layer by plating the metal into preformed trenches. Chemical mechanical polishing may then be performed to remove excess metal from the wafer surface.
In the stripping process used to remove the resist 108 and SLAM 107 (
SLAM materials may be made from TESAC [9-anthracene-based dye] 202, tetraethoxysilane (TEOS) 204, and methyltriethoxysilane (MTEOS) 206, the chemical structures of which are shown in
In an embodiment, the optical sensitivity of a SLAM material may be increased by modifying the monomers used to make the SLAM polymer. The monomers may be modified to incorporate a structure having the optical sensitivity functionality (the “optical moiety”) into the SLAM backbone rather than having this structure located on a non-structural side chain as in typical SLAM materials (as shown in
The optical moiety may be incorporated into the SLAM structure using standard silane condensation chemistries to produce an optically sensitive SLAM tuned to a particular wavelength or wavelengths.
In an embodiment, in situ adjustment of the etch rate of the SLAM may be enabled by exposing the SLAM using a blanket exposure tool prior to the high temperature etch of the SLAM layer in an etch module (block 606). The entire wafer may be exposed with wavelength(s) to which the SLAM is tuned. The length and intensity of the exposure may be tailored to modulate the etch rate of the SLAM to match the etch rate of different substrates (e.g., SiO, CDO, SiN, SiC, Si, etc.). Trenches may then be etched through the SLAM layer into the ILD layer (block 608).
If rework is required after the SLAM film is cast on the wafer (block 602) or after the lithography step (block 604) the wafer may be exposed using the blanket exposure tool to facilitate removal of the SLAM.
In an embodiment, a second exposure of the optically tuned SLAM may assist in the cleaning process (block 610). Optical degradation performed before this operation will increase the sensitivity of the SLAM film to the recipe used to remove the photo-resist and SLAM. In an embodiment, this may eliminate the need for ashing and enable removal of the SLAM using cleaning chemistries (block 612). In an alternative embodiment, the improved ash rate of SLAM after exposure may enable the use of the same low temperature ash recipes used for resist removal (block 614). Ashing may be performed in an ash module using plasma etching to oxidize the resist and the organic content of the SLAM. The wafer may then be cleaned using a standard resist clean chemistry (block 616).
Eliminating the ashing step or using low temperature ash recipes to remove the SLAM may decrease the thermal impact to the wafer. This may be advantageous in processes which are sensitive to thermal loading. This may increase the total number of rework operations to which a wafer may be subjected. Another potential advantage of using optical degradation to tune the SLAM to ash in conditions similar to the resist is that the ASH recipe may modified to use a endpoint cut off rather than a timed cutoff. This reduces the potential for over ashing and etching into the ILD.
A number of embodiments have been described. Nevertheless, it will be understood that various modifications may be made without departing from the spirit and scope of the invention. For example, blocks in the flowcharts may be skipped or performed out of order and still produce desirable results. Accordingly, other embodiments are within the scope of the following claims.
Number | Name | Date | Kind |
---|---|---|---|
4491628 | Ito et al. | Jan 1985 | A |
4693781 | Leung et al. | Sep 1987 | A |
5395790 | Lur | Mar 1995 | A |
5492858 | Bose et al. | Feb 1996 | A |
5541436 | Kwong et al. | Jul 1996 | A |
5956598 | Huang et al. | Sep 1999 | A |
6054393 | Niccoli | Apr 2000 | A |
6057208 | Lin et al. | May 2000 | A |
6103456 | Többen et al. | Aug 2000 | A |
6129091 | Lee et al. | Oct 2000 | A |
6159823 | Song et al. | Dec 2000 | A |
6165854 | Wu | Dec 2000 | A |
6265283 | Nariman et al. | Jul 2001 | B1 |
6329118 | Hussein et al. | Dec 2001 | B1 |
6365529 | Hussein et al. | Apr 2002 | B1 |
6417070 | Ballantine et al. | Jul 2002 | B1 |
6444588 | Holscher et al. | Sep 2002 | B1 |
6541382 | Cheng et al. | Apr 2003 | B1 |
6824879 | Baldwin et al. | Nov 2004 | B2 |
6876017 | Goodner | Apr 2005 | B2 |
6930028 | Hanratty et al. | Aug 2005 | B1 |
7101798 | Goodner et al. | Sep 2006 | B2 |
7119031 | Blalock et al. | Oct 2006 | B2 |
7125783 | Lo et al. | Oct 2006 | B2 |
7157755 | Goodner | Jan 2007 | B2 |
20010026979 | Chern | Oct 2001 | A1 |
20020094593 | Chiou et al. | Jul 2002 | A1 |
20050029229 | Chae et al. | Feb 2005 | A1 |
20060073424 | Koveshnikov et al. | Apr 2006 | A1 |
Number | Date | Country | |
---|---|---|---|
20060029879 A1 | Feb 2006 | US |