Shim et al., An Analog Synchronous Mirror Delay for High-Speed DRAM Application, IEEE Journal of Solid-State Circuits, vol. 34, No. 4, Apr., 1999. |
Lee et al., “A 2.5-V, 333-Mb/s/pin, 1-Gbit, Double-Data-Rate Synchronous DRAM”, IEEE Journal of Solid-State Circuits, vol. 34, No. 11, Nov., 1999. |
Nakase et al., “Source-Synchronization and Timing Vernier Techniques for 1.2-GB/s SLDRAM Interface”, IEEE Journal of Solid-State Circuits, vol. 34, No. 4, Apr., 1999. |
Akita et al., “A Novel Analog Mirror Type DLL suitable for Low Voltage Operation with Self-Calibration Method”, The Second IEEE Asia Pacific Conference on ASICs, Aug. 28-30, 2000. |