This invention relates generally to the data busses. More particularly, the invention relates to the field of high-speed interconnectivity amongst motherboard components.
Computer components such as memory are typically accessible from different locations in any given system. On a computer motherboard, for example, a Level 1 cache is located on the IC chip, while the Level 2 cache is frequently located in nearby modules. To access the main memory, an electrical or electronic buss is commonly used to transmit signals between the CPU and the main memory of the computer, or as the case may be, of the video module or plug-in card. In practice, the speed or performance of a computer (or of the video module or plug-in card) is very often more limited by capabilities of the buss between memory and CPU and its design, than by the operating speed of the microprocessor.
Traditional approaches to memory buss structures and methods for their creation have thus far been limited to the use of circuit traces that are an integral part of the circuit board that interconnects the memory modules to the CPU. This has not been a significant matter of concern in the past, because memory devices operated fairly slowly. With newer memory architectures, however, it is possible to run memory much faster, but even this improvement has been impeded by buss design. Thus, the full capabilities of the memory components are typically not achieved.
In the drawings, the same reference numbers identify identical or substantially similar elements or acts. Any modifications necessary to the Figures can be readily made by one skilled in the relevant art based on the detailed description provided herein.
A. Overview
Embodiments of the invention provide for high-speed data connectivity and transfer amongst components of motherboards and other substrates. Various mechanisms and designs are employed in order to maximize signal integrity, minimize signal degradation, improve transfer speed and control impedance.
According to an embodiment, a device module is provided. The device module may be used to carry a plurality of devices, such as memory devices or other components. The device module may include a board, a first set of contact points, and a second set of contact points. A plurality of signal paths may be provided on the board, where each signal path extends between a contact point in the first set and a contact point in the second set. According to an embodiment, each of the plurality of signal paths has substantially an identical length and a same number of turns on the board.
As used herein, the term “substantially an identical length” in the context of two or more signal paths means that each signal path carries signals that when started and terminated at identical points on a straight line, have skew that is less than or equal to one-fourth the operational frequency of the system that generated the signals.
In another embodiment, a device module is provided having a board and a plurality of devices. In one embodiment, the device module includes at least one set of signal paths that have no turns. In another embodiment, the device module includes at least one set of signal paths that individually have two or fewer number of turns. In either embodiment, the overall length of the signal paths on the board are substantially identical.
As used herein, the term “signal path” means the path of a signal generated from one source and communicated directly or indirectly to another device. It is understood that the signal can be intercepted or otherwise processed by one or more intermediary devices
The term “turn” means a change in direction. For example, a turn in a signal path may include an elbow, or a 90 degree change in direction.
In another embodiment, a system is described for providing high-speed interconnectivity between a controller and a plurality of memory devices. The system may include a set of one or more boards upon which a plurality of memory devices are provided. The set includes at least a first board on which at least some of the plurality of memory devices are provided. A plurality of signal paths may be provided on the first board, where each signal path includes a first set of contact points that interconnect the first board to the controller from a position that is proximate to one of the board's lateral sides. A second set of contact points may interconnect the board to another component from another position that is proximate to a second lateral side of the first board. Each of the plurality of signal paths has a substantially identical length and an identical number of turns between a contact point in the first set of contact points and a contact point in the second set of contact points.
B. Direct Connection to Device Modules
The controller 110 may include a package substrate 112 and a CPU 114. The CPU 114 is mounted onto the package substrate 112. The CPU 114 may be conductively mounted using conductive balls, points or pins. The package substrate 112 is shown as being electrically connected to motherboard 115 using solder balls 118, although other forms of conductive connections such as pins, points, wires, wire bondings, or any other integrated circuit interconnection technology may also be used. The solder balls 118 may make one or more connection leads from the package substrate 112 to the motherboard 115.
The first device module 120 may include a plurality of devices 124 connected to a common module board 122. The second device module 130 and third device module 140 may include similar devices that are interconnected by respective boards as well, although the arrangement and particular devices provided on each device board may differ. Each device module 120, 130, 140 may be mounted to the motherboard 115 with a respective board connector 125, 135 and 145. With respect to first device module 120, connector 125 is mated to the motherboard 115 and includes a receiving end 127 for a bottom surface 126 of the first device module 120. The connector 125 of device module 120 may include a plurality of contact elements 123 that conductively connect selective circuits of the device module 120 to motherboard 115. The second device module 130 and the third device module 140 may be similarly connected to motherboard 115 using respective connectors 135 and 145. Under a conventional design, the contact elements 123 may be bent or otherwise non-linear when extending from motherboard 115 to module board 122. Under an embodiment such as shown with
Multiple signal lines have to be carried from the controller 110 to the first device module 120 in order to communicatively couple the controller to the first device module. Under traditional approaches, signal line connections between the controller 110 and the device module 120 are made by extending the signal lines inside the motherboard 115. This typically requires forming a series of interconnected vias for the controller 110 to the motherboard 115, and corresponding vias for the connector 125 of first device module 120 to the motherboard 115. The result is the signal lines from the controller 110 and the module board 122 are interconnected using a “via-to-via” connection from within the motherboard. This approach is problematic for several reasons. Forming vias within a motherboard has additional costs and expenses. Furthermore, there is a limited amount of space on the motherboard, and if extended via formations can be avoided, there is benefit. Lastly, vias by nature are a source of signal reflection, unwanted inductance, and signal degradation.
While the controller 110 and the device modules 120, 130 and 140 may all be connected to motherboard 115, an embodiment described herein provides for controller 110 to connect to first device module 120 using a bus 150 that eliminates, or at least substantially reduces, the need for making the connection using vias internal to or on the surface of the motherboard 115. In one embodiment, bus 50 is carried by a flex cable 160 that connects to signal traces on the package substrate 112 and to signal traces on the module board 122. In another embodiment, the bus 150 is traced, overlaid, or otherwise presented on the outside of motherboard 115. As will be described, with
In an arrangement where multiple device modules are used, a second bus 152 may connect signal lines on first device module 120 with signal lines on second device module 130. Similarly, a third bus 154 may connect signal lines on second device module 130 with signal lines on third device module 140. As illustrated with
In contrast to past and current approaches, an embodiment such as shown in
As shown, signal lines 163 on package substrate 112 are connected to bus 150, which carried by a flex cable 160. Each device module 120, 130, 140 is edge-mounted to motherboard 115 on its bottom surface. With respect to first device module 120, flex cable 160 extends bus 150 to a lateral side 121A. Signal traces for the first device module 120 may be provided at or adjacent to lateral side 121A for purpose of connecting first device module 120 to controller 110. A second flex cable 162 may carry a second bus between signal traces provided on lateral side 121B of first device module 120, and signal traces provided on a lateral side 131A of second device module 130. A third flex cable 164 may carry a third bus between signal lines provided on a lateral side 131B of second device module 130, and signal lines provided on a lateral side 141A of third device module 140. In a serpentine configuration, additional device modules may be added, and interconnected using the side-connected bus.
While embodiments such as shown by
Furthermore, while embodiments described in
Also, while embodiments described with
C. Device Module Design for Direct Connection with Another Motherboard Component
With reference to
In an embodiment, a first set of input/output points 230 is provided adjacent to lateral side 218A. A second set of input/output points 240 is provided adjacent to lateral side 218B. Each of the first set of input/output points 230 and the second set of input/output points 240 may connect to a corresponding bus to carry at least some signals to and from another device being interconnected to the device module 200. The signals introduced to the device module 200 by either of the first or second set of input/output points 230, 240 may correspond to more critical or important signals, including those in which speed and signal quality are of importance. Each device on the device module 120 may receive or transmit signals through either a high or low speed signal line. Laterally extending trace elements are part of trace element paths 235 for carrying high-speed signals. Downward extending trace elements 232 are for less critical signals, such as ground and power. Trace elements paths 235 refer to trace elements that are interconnected by the devices to form a particular path for a signal. As shown by
In contrast, prior art approaches includes turns in the trace element paths for both critical and non-critical signals. The inclusion of turns to adjust lengths of the signal traces results in added real-estate on the surface of the board module. However, the inclusion of turns in signal traces creates skew, in that some signal paths are longer than others. Also, reflection may exist as a result of impedance resulting from the turns in the signal paths. Under an embodiment such as described by
For a given signal received through a bus that is connected to the first set of input/output points 230, trace element paths 235 extend the signal from the first set of input/output points to a first device 226, a second device 227 and so forth until eight device 228 receives the signals. In this direction, the signals carried by trace element paths 235 may be transitioned out of the device through the second set of input/output points. This assumes that all devices on the board module 222 are intended to receive the signals from the first set of input/output traces 230. The same interconnectivity may be provided in a reverse order by trace element paths 235 when signals from an external component are received from a bus connected to the second set of input/output points 240. In this direction, the first set of input/output points 230 may correspond to the point where signals are outputted onto a bus from the device module 200.
While an embodiment such as described with
D. Connector Connection for Device Module
With reference to
With respect to the controller 310, package substrate 312 and motherboard 315 may be interconnected by solder balls 318. Signal traces may be extended from CPU 314 through microvias in package substrate 318. The signal traces may be extended through one or more of the solder balls 319 to the motherboard 315. However, while the controller 310 and motherboard 315 are interconnected through various vias and other connective mechanisms, a different type of high-speed connection may be formed between the controller and the device module 320. Specifically, the connection between the controller 310 and device module 320 may be made through a flex cable 360 (or similar bus structure) that eliminates, or otherwise reduces the need for vias.
In one, flex cable 360 is connected to an exterior surface 313 of package substrate 312. The exterior surface 313 may be immediately adjacent CPU 314, so that flex cable 360 can also connect to signal traces on an underside of the CPU 311. In one embodiment, flex cable 360 includes two layers, where one is for signals, and the other is for ground. Alternatively, a single layer construction may be employed. Flex cable 360 may be extended on an exterior surface 316 of motherboard 315. Alternatively, flex cable 360 may be partially or completely submerged into the substrate that is the motherboard 315. In either case, the flex cable 360 is extended to connector 330. In an embodiment such as shown, flex cable 360 is extended to a bottom surface 332 of the connector 330.
The connector 330 includes an opening 336 for receiving the bottom surface 321 of the device module 320. The connector 330 may be substantially u-shaped, with a first structure 332 adjacent to front face 326, and a second structure 334 adjacent to back face 327. In an embodiment shown by
The first plurality of connector elements 338 are better suited for carrying high-speed signals to the device module 320 because of their signal path routing. Specifically, each connector element 338 is substantially linear. Moreover, each connector element 338 may be optimally angled to shorten an overall length of that connector element. The shorter, straighter connector element 338 minimize or eliminate reflections, thereby controlling impedance, and improving signal quality and speed. In contrast, individual connector elements 339 are curved, or otherwise substantially non-linear. The geometric shape of connector elements 339 is one used in some prior art approaches. The curved nature of connector elements 339 results in reflection and uncontrolled impedance, thereby resulting in signal degradation.
As
While an embodiment such as shown by
D. Device Module Design for Facilitating High-Speed Connection with Device Connector and Bus
With reference to
In an embodiment, a first set of input/output points 430 at or adjacent to bottom edge 412 and lateral side 418A. A second set of input/output points 440 is provided at or adjacent to top edge 416 and lateral side 418B. The result is that the first set of input/output points 430 and the second set of input/output points 440 have approximate corner positioning on the board module 422, diagonally opposed from one another. Each of the first set of input/output points 430 and the second set of input/output points 440 may connect to a corresponding bus to carry at least some signals to and from another device being interconnected to the device module 400. The signals introduced to the device module 400 by either of the first or second set of input/output points 430, 440 may correspond to more critical or important signals, including those in which speed and signal quality or of importance. Downward directed trace elements 419, on the other hand, may carry less critical signals, such as power and ground.
Signal traces may interconnect each device 426–428 with other devices on the module board 422, or with the motherboard. In an embodiment such as shown by
An embodiment such as shown by
In order to match the overall length of the trace element path from a side of device 426 that is proximate to the input/output points 430, the device 426 may be configured to receive trace element paths 435A, 435B in a slightly staggered alignment. The staggered alignment enables signals carried by trace elements 435A, 435B to be received by device 426 at about the same time. Signals transmitted from device 426 to input points 430 may also arrive at the input points 430 at about the same time as a result of the staggered alignment of the trace element paths 435A, 435B. This is shown by contact point 455B of trace element 435B being further within device 426 than a contact point 455A of trace element path 435A. A similar staggered arrangement may be provided for connecting device 428 to the trace elements 435A, 435B. A side of device 428 proximate to input/output points 440 may connect to segments of trace element paths 435A, 435B in a staggered alignment, so that the segments of the trace element paths 435A, 435B between the device 428 and the input/output points 440 are about the same length.
Direct Chip-To-chip Connection Between Motherboard Component and Device on Board Module
While embodiments such as described by
In one application, the function of the hub package 525 includes interconnecting the first set of devices 542 and the second set of devices 544 through a connection made to the hub package 525. Each device in the first set of devices 542 and in the second set of devices 544 includes a set of trace elements 536 which extend downward to the connector 530. These trace elements 536 may either extend to the motherboard or to a position where the flex cable 560 is mated. The latter would be the case primarily for the hub package 525. Trace elements that mate with the motherboard may be reserved for power, ground, or low-speed signal elements. Trace elements that interconnect with the hub device 525 (now shown), or alternatively with the flex cable 560, may be reserved for signals that are desired for high-speed transfer.
In an embodiment such as shown by
As with previously described embodiments, the set of trace elements 536 may utilize traditional connectivity to connect to trace elements on the underlying motherboard. Connectivity between hub package 525 and the flex connector 560 may use another mechanism.
Various mechanisms for accomplishing a direct “chip-to-chip” connection between a motherboard component (e.g. controller 510) and hub package 525 using a bus (such as flex connector 560) have been described in U.S. patent application Ser. No. 10/426,930, entitled DIRECT-CONNECT SIGNALING SYSTEM, filed Apr. 29, 2003. The aforementioned patent application is hereby incorporated by reference in its entirety for all purposes. With reference to
With reference to
While
Connector for Extending High-Speed Connection from Motherboard to Edge-Mounted Device Module
Connector member may be provided a contact point 612 in an opening 622 formed on an interior side 624 of the opening 636. In an embodiment, the contact point 612 is hooked or bent in a reverse-C or partial U-shape. The result is that contact point 612 is rounded. The opening 622 is sufficiently large to enable the contact point 612 to engage, deflect and pivot, flex, and/or allow wipe, or otherwise move about. In an embodiment, connector tunnel 610 and connector member 615 are configured to reduce an overall length that a signal must travel form motherboard to contact point 612. Accordingly, a shaft 614 of connector member 615 is substantially linear. The shaft may form at least a majority, and preferably a substantial (greater than 80%) of the overall length of the connector member 615. Furthermore, shaft 614 may be angled within the body 638. To minimize a length of shaft 614, an angle 625 between shaft 614 and a surface of the motherboard is about 45 degrees. Other embodiments may increase or decrease the angle, preferably as needed to minimize the overall length of connector member 615.
When a substrate such as module board 622 is inserted into opening 636, the effect is that a surface of the board contacts the connector member 615 at contact point 612. In an embodiment such as shown by
In one embodiment, the manner in which connector 630 is formed is that connector tunnel 610 is formed to accommodate a shape, length and angle of the connector member 615. Since the connector tunnel 610 and the connector member 615 are both substantially linear, it is relatively easy to insert connector member 615 into a corresponding tunnel. A tail end 619 of the connector member 615 is inserted into the tunnel first, until the tail end protrudes slightly within a tail opening 644. The tail end 619 will, when connector 630 is mated with a motherboard, make contact with a corresponding conductive element on the motherboard.
In one embodiment, tunnel 610 is shaped so that body 638 presses against a center section 611 f the connector member 610. In one embodiment, the body 638 presses on the center section 611 in order to retain the center section fixed. Alternatively, adhesive or other fasteners may be used to retain the center section 611 fixed. When the center section 611 is fixed, contact point 612, and tail end 619 flex and pivot about the center section 611.
In another embodiment, center section 611 may pivot within the body 638. For example, a protrusion or other element may be provided centrally within the tunnel 610. That region of the tunnel 610 may be slightly larger than a cross-section of the connector element, but the protrusion may prevent the connector member from being easily slid out of the connector tunnel 610. The result is that connector member 615 is moveable within connector tunnel 610.
Multi-Device Module Interconnections
Edge-mounted device modules may be combined together on motherboards in various arrangements. For example, such modules may be interconnected in series for purpose of communicating with one other motherboard component or controller.
In
A bus may interconnect controller 710 with the first device module 720, and then with the second device module 730 in series. The bus may be extended with a flex cable 760. The flex cable 760 may be of a rigid-flex connection. The first device module 720 is provided the flex cable 760 as an integral (permanently fixed) component. A side mount (such as described by
While certain aspects of the system for embodiments of the invention are presented below in certain claim forms, the inventors contemplates the various aspects of the system in any number of claim forms. Accordingly, the inventor reserves the right to add additional claims after filing the application to pursue such additional claim forms for other aspects of the system for maintaining electronic files.
This application claims benefit of priority to Provisional U.S. Patent Application No. 60/439,881, entitled STRUCTURES AND METHOD FOR CREATING A HIGH-SPEED MEMORY OR VIDEO BUSSES, filed on Jan. 13, 2003. The aforementioned priority application is hereby incorporated by reference in its entirety for all purposes.
Number | Name | Date | Kind |
---|---|---|---|
3795845 | Cass et al. | Mar 1974 | A |
4095866 | Merrill | Jun 1978 | A |
4202007 | Dougherty et al. | May 1980 | A |
4302501 | Nagashima | Nov 1981 | A |
4445735 | Bonnefoy | May 1984 | A |
4458297 | Stopper et al. | Jul 1984 | A |
4543715 | Iadarola et al. | Oct 1985 | A |
4551673 | Barth et al. | Nov 1985 | A |
4636919 | Itakura et al. | Jan 1987 | A |
4675243 | Obinata et al. | Jun 1987 | A |
4730159 | Collins | Mar 1988 | A |
4731643 | Dunham et al. | Mar 1988 | A |
4748495 | Kucharek | May 1988 | A |
4768154 | Sliwkowski et al. | Aug 1988 | A |
4799617 | Friedman | Jan 1989 | A |
4812792 | Leibowitz | Mar 1989 | A |
4814945 | Leibowitz | Mar 1989 | A |
4838800 | Lynch | Jun 1989 | A |
4861251 | Moitzger | Aug 1989 | A |
4881905 | Demler, Jr. et al. | Nov 1989 | A |
4912603 | Seyama | Mar 1990 | A |
4935584 | Boggs | Jun 1990 | A |
4956749 | Chang | Sep 1990 | A |
4960386 | Stanevich | Oct 1990 | A |
4969826 | Grabbe | Nov 1990 | A |
4982311 | Dehaine et al. | Jan 1991 | A |
4991115 | Guthrie et al. | Feb 1991 | A |
4994938 | Baudouin | Feb 1991 | A |
5009611 | Regnier | Apr 1991 | A |
5012924 | Murphy | May 1991 | A |
5019946 | Eichelberger et al. | May 1991 | A |
5136123 | Kobayashi et al. | Aug 1992 | A |
5155577 | Chance et al. | Oct 1992 | A |
5162792 | Morris | Nov 1992 | A |
5165984 | Schoenthaler | Nov 1992 | A |
5185502 | Shepherd et al. | Feb 1993 | A |
5220490 | Weigler et al. | Jun 1993 | A |
5222014 | Lin | Jun 1993 | A |
5227013 | Kumar | Jul 1993 | A |
5291375 | Mukai | Mar 1994 | A |
5309324 | Herandez et al. | May 1994 | A |
5319224 | Sakashita et al. | Jun 1994 | A |
5417577 | Holliday et al. | May 1995 | A |
5424492 | Petty et al. | Jun 1995 | A |
5441917 | Rostoker et al. | Aug 1995 | A |
5490040 | Gaudenzi et al. | Feb 1996 | A |
5491364 | Brandenburg et al. | Feb 1996 | A |
5498767 | Huddleston et al. | Mar 1996 | A |
5500862 | Kawamura | Mar 1996 | A |
5544018 | Sommerfeldt et al. | Aug 1996 | A |
5545301 | Friese et al. | Aug 1996 | A |
5578870 | Farnsworth et al. | Nov 1996 | A |
5584721 | Taniuchi et al. | Dec 1996 | A |
5587944 | Shen et al. | Dec 1996 | A |
5596205 | Reedy et al. | Jan 1997 | A |
5634093 | Ashida et al. | May 1997 | A |
5635424 | Rostoker et al. | Jun 1997 | A |
5644500 | Miura et al. | Jul 1997 | A |
5684332 | Chen et al. | Nov 1997 | A |
5686699 | Chu et al. | Nov 1997 | A |
5691569 | Palmer | Nov 1997 | A |
5706178 | Barrow | Jan 1998 | A |
5715724 | Rostoker et al. | Feb 1998 | A |
5729432 | Shim et al. | Mar 1998 | A |
5730606 | Sinclair | Mar 1998 | A |
5745374 | Matsumoto | Apr 1998 | A |
5774340 | Chang et al. | Jun 1998 | A |
5781446 | Wu | Jul 1998 | A |
5784262 | Sherman | Jul 1998 | A |
5784264 | Sherman | Jul 1998 | A |
5786631 | Fishley et al. | Jul 1998 | A |
5790383 | Inagawa | Aug 1998 | A |
5819403 | Crane et al. | Oct 1998 | A |
5822214 | Rostoker et al. | Oct 1998 | A |
5977640 | Bertin et al. | Nov 1999 | A |
6087732 | Chittipeddi et al. | Jul 2000 | A |
6121679 | Luvara et al. | Sep 2000 | A |
6137064 | Kiani et al. | Oct 2000 | A |
6150729 | Ghahghahi | Nov 2000 | A |
6264476 | Li et al. | Jul 2001 | B1 |
6285560 | Lyne | Sep 2001 | B1 |
6304450 | Dibene, II et al. | Oct 2001 | B1 |
6310303 | Luvara et al. | Oct 2001 | B1 |
6310398 | Katz | Oct 2001 | B1 |
6388208 | Kiani et al. | May 2002 | B1 |
6507496 | Levy et al. | Jan 2003 | B1 |
6547570 | Eskildsen et al. | Apr 2003 | B1 |
6559531 | Sutherland | May 2003 | B1 |
6594811 | Katz | Jul 2003 | B1 |
6686666 | Bodas | Feb 2004 | B1 |
6704204 | Eskildsen et al. | Mar 2004 | B1 |
Number | Date | Country | |
---|---|---|---|
20050014395 A1 | Jan 2005 | US |
Number | Date | Country | |
---|---|---|---|
60439881 | Jan 2003 | US |