Claims
- 1. A system comprising:A. a first memory device having address leads and data leads, the first memory device producing data signals on the data leads in a first time after occurrence of address signals received on the address leads; B. a second memory device having address leads and data leads, the second memory device producing data signals on the data leads in a second time after occurrence of address signals received on the address leads; C. a microprocessor having address leads sending address signals and having data leads at least receiving data signals, the microprocessor being capable of receiving data signals on the data leads in a third time after the occurrence of address signals on the address leads, the third time being less than at least the first time, and the microprocessor including a first register connected to the data leads and containing a first number received from the data leads indicating a first number of wait states to be inserted between the occurrence of the address signals on the microprocessor address leads and the third time to result in a fourth time that is greater than the first time; and D. address leads connecting the address leads of the first and second memory devices to the address leads of the microprocessor and data leads connecting the data leads of the first and second memory devices to the data leads of the microprocessor.
- 2. The system of claim 1 in which the first and second times are different from one another and are longer than the third time and the microprocessor including a second register connected to the data leads and containing a second number received from the data leads indicating a second number of wait states to be inserted between the occurrence of the address signals on the microprocessor address leads and the third time to result in a fifth time that is greater than the second time.
CROSS REFERENCE TO RELATED APPLICATIONS
This application is a divisional of application Ser. No. 09/360,488, filed Jul. 23, 1999, now pending; which is a divisional of application Ser. No. 08/906,863, filed Aug. 6, 1997, now U.S. Pat. No. 5,946,483; which is a divisional of application Ser. No. 08/293,259, filed Aug. 19, 1994, now U.S. Pat. No. 5,907,714; which is a continuation of application Ser. No. 07/967,942, filed Oct. 28, 1992, now abandoned; which is a continuation of application Ser. No. 07/347,967, filed May 4, 1989, now abandoned.
This patent is related to co-assigned U.S. Pat. Nos. 5,586,275; 5,072,418; 5,142,677; 5,155,812; 5,829,054; and 5,724,248, all filed contemporaneously herewith and incorporated herein by reference.
US Referenced Citations (26)
Non-Patent Literature Citations (6)
Entry |
Second Generation TMS320 User's Guide ; p. 3-6, 5-2-5-7, 3-34.* |
Lin et al. The TMS320 Family of Digital Signal Processors pp. 1143-1159.* |
First-Generation TMS320 User's Guide, Texas Instruments, pp. 3-9, A-1-20, 6-2-5, Apr. 1988. |
“DSP56000 Digital Signal Processor's User's Manual”, Motorola, 1986, pp. 2-12-18, 3-2, 7-1-3. |
“DSP96001”, Motorola, 1988, pp. 1,2,6,9,10. |
Second-Generation TMS320 User's Guide, Texas Instruments, pp. 6-10-26,Dec. 1987. |
Continuations (2)
|
Number |
Date |
Country |
Parent |
07/967942 |
Oct 1992 |
US |
Child |
08/293259 |
|
US |
Parent |
07/347967 |
May 1989 |
US |
Child |
07/967942 |
|
US |