Patent Grant
7711445
The present invention relates generally to semiconductor device fabrication systems, and more particularly to the transportation of substrate carriers within a fabrication facility.
The present application is related to the following commonly-assigned, co-pending U.S. Patent Applications, each of which is hereby incorporated by reference herein in its entirety:
U.S. patent application Ser. No. 10/650,310, filed Aug. 28, 2003 and titled “System For Transporting Substrate Carriers”;
U.S. patent application Ser. No. 10/650,312, filed Aug. 28, 2003 and titled “Method and Apparatus for Using Substrate Carrier Movement to Actuate Substrate Carrier Door Opening/Closing”;
U.S. patent application Ser. No. 10/650,481, filed Aug. 28, 2003 and titled “Method and Apparatus for Unloading Substrate Carriers from Substrate Carrier Transport Systems”;
U.S. patent application Ser. No. 10/650,479, filed Aug. 28, 2003 and titled “Method and Apparatus for Supplying Substrates to a Processing Tool”;
U.S. Patent Application Ser. No. 60/407,452, filed Aug. 31, 2002 and titled “End Effector Having Mechanism For Reorienting A Wafer Carrier Between Vertical And Horizontal Orientations”;
U.S. Patent Application Ser. No. 60/407,337, filed Aug. 31, 2002, and titled “Wafer Loading Station with Docking Grippers at Docking Stations”;
U.S. patent application Ser. No. 10/650,311, filed Aug. 28, 2003 and titled “Substrate Carrier Door having Door Latching and Substrate Clamping Mechanism”;
U.S. patent application Ser. No. 10/650,480, filed Aug. 28, 2003 and titled “Substrate Carrier Handler That Unloads Substrate Carriers Directly From a Moving Conveyor”;
U.S. Provisional Application Ser. No. 60/443,087, filed Jan. 27, 2003 and titled “Methods and Apparatus for Transporting Wafer Carriers”;
U.S. Provisional Application Ser. No. 60/443,153, filed Jan. 27, 2003, and titled “Overhead Transfer Flange and Support for Suspending Wafer Carrier”;
U.S. Provisional Application Ser. No. 60/443,115, filed Jan. 27, 2003, and titled “Apparatus and Method for Storing and Loading Wafer Carriers”;
U.S. Provisional Patent Application Ser. No. 60/520,180, filed Nov. 13, 2003, and titled “Calibration of High Speed Loader to Substrate Transport System”; and
U.S. Provisional Patent Application Ser. No. 60/520,035, filed Nov. 13, 2003, and titled “Apparatus and Method for Transporting Substrate Carriers Between Conveyors”.
Manufacturing of semiconductor devices typically involves performing a sequence of procedures with respect to a substrate such as a silicon substrate, a glass plate, etc. These steps may include polishing, deposition, etching, photolithography, heat treatment, and so forth. Usually a number of different processing steps may be performed in a single processing system or “tool” which includes a plurality of processing chambers. However, it is generally the case that other processes are required to be performed at other processing locations within a fabrication facility, and it is accordingly necessary that substrates be transported within the fabrication facility from one processing location to another. Depending on the type of semiconductor device to be manufactured, there may be a relatively large number of processing steps required, to be performed at many different processing locations within the fabrication facility.
It is conventional to transport substrates from one processing location to another within substrate carriers such as sealed pods, cassettes, containers and so forth. It is also conventional to employ automated substrate carrier transport devices, such as automatic guided vehicles, overhead transport systems, substrate carrier handling robots, etc., to move substrate carriers from location to location within the fabrication facility or to transfer substrate carriers from or to a substrate carrier transport device.
For an individual substrate, the total fabrication process, from formation or receipt of the virgin substrate to cutting of semiconductor devices from the finished substrate, may require an elapsed time that is measured in weeks or months. In a typical fabrication facility, a large number of substrates may accordingly be present at any given time as “work in progress” (WIP). The substrates present in the fabrication facility as WIP may represent a very large investment of working capital, which tends to increase the per substrate manufacturing cost.
When a fabrication facility is fully operational, reducing WIP decreases capital and manufacturing costs. WIP reduction may be achieved, for example, by reducing the average total elapsed time for processing each substrate within the fabrication facility.
Previously incorporated U.S. patent application Ser. No. 10/650,310, filed Aug. 28, 2003, titled “System for Transporting Semiconductor Substrate Carriers”, discloses a substrate carrier transport system that includes a conveyor for substrate carriers that is intended to be constantly in motion during operation of the fabrication facility which it serves. The constantly moving conveyor is intended to facilitate transportation of substrates within the fabrication facility so as to reduce the total “dwell” or “cycle” time of each substrate in the fabrication facility. WIP reduction thereby may be achieved as less WIP is needed to produce the same factory output.
In a first aspect of the invention, a first method of managing work in progress within a small lot size semiconductor device manufacturing facility is provided. The first method includes providing a small lot size semiconductor device manufacturing facility having (1) a plurality of processing tools; and (2) a high speed transport system adapted to transport small lot size substrate carriers among the processing tools. The first method further includes maintaining a predetermined work in progress level within the small lot size semiconductor device manufacturing facility by (1) increasing an average cycle time of low priority substrates within the small lot size semiconductor device manufacturing facility; and (2) decreasing an average cycle time of high priority substrates within the small lot size semiconductor device manufacturing facility so as to approximately maintain the predetermined work in progress level within the small lot size semiconductor device manufacturing facility.
In a second aspect of the invention, a second method of managing work in progress within a small lot size semiconductor device manufacturing facility is provided. The second method includes providing a small lot size semiconductor device manufacturing facility having (1) a plurality of processing tools; (2) small lot size substrate carrier storage locations proximate each of the processing tools; and (3) a high speed transport system adapted to transport small lot size substrate carriers among the processing tools. The second method further includes (1) storing small lot size substrate carriers containing low priority substrates within the small lot size substrate carrier storage locations of one or more of the processing tools; and (2) processing high priority substrates available to the one or more of the processing tools ahead of the stored low priority substrates so as to reduce cycle time of high priority substrates without correspondingly reducing work in progress within the small lot size semiconductor device manufacturing facility.
In a third aspect of the invention, a third method of managing work in progress within a small lot size semiconductor device manufacturing facility is provided. The third method includes providing a small lot size semiconductor device manufacturing facility having (1) a plurality of processing tools; (2) small lot size substrate carrier storage locations proximate each of the processing tools; and (3) a high speed transport system adapted to transport small lot size substrate carriers among the processing tools. The third method also includes (1) storing small lot size substrate carriers containing low priority substrates and small lot size substrate carriers containing high priority substrates within the small lot size substrate carrier storage locations of one or more of the processing tools; and (2) prior to processing within the one or more of the processing tools, storing high priority substrates for a shorter time period on average than low priority substrates so as to reduce cycle time of high priority substrates without correspondingly reducing work in progress within the small lot size semiconductor device manufacturing facility.
In a fourth aspect of the invention, a fourth method of managing work in progress within a small lot size semiconductor device manufacturing facility is provided. The fourth method includes providing a small lot size semiconductor device manufacturing facility having (1) a plurality of processing tools; and (2) a high speed transport system adapted to transport small lot size substrate carriers among the processing tools. The fourth method also includes processing high and low priority substrates within the small lot size semiconductor device manufacturing facility with different cycle times while keeping average cycle time and work in progress at approximately the same level as average cycle time and work in progress of a large lot size semiconductor device manufacturing facility.
In a fifth aspect of the invention, a fifth method of managing work in progress within a small lot size semiconductor device manufacturing facility is provided. The fifth method includes providing a small lot size semiconductor device manufacturing facility having (1) a plurality of processing tools; and (2) a high speed transport system adapted to transport small lot size substrate carriers among the processing tools. The fifth method further includes processing substrates within the small lot size semiconductor device manufacturing facility with a lower average cycle time than a large lot size semiconductor device manufacturing facility while maintaining approximately the same overall output as the large lot size semiconductor device manufacturing facility.
In a sixth aspect of the invention, a sixth method of managing work in progress within a small lot size semiconductor device manufacturing facility is provided. The sixth method includes providing a small lot size semiconductor device manufacturing facility having (1) a plurality of processing tools; and (2) a high speed transport system adapted to transport small lot size substrate carriers among the processing tools. The sixth method also includes processing substrates within the small lot size semiconductor device manufacturing facility with approximately the same average cycle time and work in progress as a large lot size semiconductor device manufacturing facility while increasing output of the small lot size semiconductor device manufacturing facility relative to the large lot size semiconductor device manufacturing facility.
In a seventh aspect of the invention, a seventh method of managing work in progress within a small lot size semiconductor device manufacturing facility is provided. The seventh method includes providing a small lot size semiconductor device manufacturing facility having (1) a plurality of processing tools; and (2) a high speed transport system adapted to transport small lot size substrate carriers among the processing tools. The seventh method also includes (1) identifying work in progress that is not to be processed within a predetermined time period; (2) transferring the identified work in progress from small lot size substrate carriers to large lot size substrate carriers; and (3) storing the large lot size substrate carriers in volume storage. Numerous other aspects are provided, as are systems and apparatus in accordance with these and other aspects of the invention.
Other features and aspects of the present invention will become more fully apparent from the following detailed description, the appended claims and the accompanying drawings.
As stated, for a fully operational fabrication facility, reducing WIP decreases capital and manufacturing costs. However, reduced WIP also may place a semiconductor device manufacturing facility as risk. For instance, when a processing tool within a fabrication line becomes non-operational (e.g., “goes down” due to equipment failure, for periodic maintenance or cleaning, etc.), WIP may provide sufficient substrate buffering to allow continued factory output until the non-operational tool becomes operational (e.g., is brought “back on line”). Insufficient WIP, on the other hand, may cause the manufacturing line to sit idle.
In general, when average cycle time per substrate is reduced within a semiconductor device manufacturing facility, a corresponding reduction (e.g., a similar, proportional or otherwise-related reduction) in work in progress is realized as, on average, more substrates may be moved through the facility. In accordance with at least one embodiment of the present invention, average cycle time per substrate may be maintained approximately constant by increasing the cycle time of low priority substrates while decreasing the cycle time of high priority substrates. (Note that low and high priority substrates may be distributed over a range of priority values, such as from priority 1 to priority 100 or over some other suitable priority range). In this manner, the relationship between the cycle time of high priority substrates and work in progress may be decoupled (e.g., reduced or eliminated) such that a decrease in high priority substrate cycle time does not produce a corresponding decrease in work in progress within a semiconductor device fabrication facility employing the present invention.
To reduce average cycle time in accordance with the present invention, “small lot” size substrate carriers are employed with a high speed substrate carrier transport system. The high speed substrate carrier transport system may transport substrate carriers within a semiconductor device fabrication facility at a significantly higher speed than conventional transport systems (as described below). Accordingly, any given substrate carrier may be routed through the facility faster.
As used herein, a “small lot” size substrate carrier refers to a substrate carrier that is adapted to hold significantly fewer substrates than a conventional “large lot” size substrate carrier which typically holds 13 or 25 substrates. As an example, in one embodiment, a small lot size substrate carrier is adapted to hold 5 or less substrates. Other small lot size carriers may be employed (e.g., small lot size carriers that hold 1, 2, 3, 4 or more than five substrates, but significantly less than that of a large lot size substrate carrier). In general, each small lot size substrate carrier may hold too few substrates for human transport of substrates carriers to be viable within a semiconductor device manufacturing facility.
Curve 100 illustrates how facility output increases with WIP. As WIP continues to increase, facility output also increases. Eventually large WIP increases are required for relatively small output gains. Accordingly, to provide facility output predictability, large lot size facilities typically operate near the knee of curve 100 (as represented by reference numeral 104). At such a location, facility output is near its maximum and small increases or decreases in cycle time or WIP have little effect on facility output.
Curve 102 illustrates how use of small lot size substrate carriers with a high speed substrate carrier transport system (described below) can affect WIP and/or facility output. For example, as shown in
Selection of the “optimal” operating point on the curve 102 depends on numerous factors. For example, some products have long product life cycles and relatively stable prices (e.g., devices for embedded applications such as devices used within industrial equipment or other long-product-life applications). Devices used in these products can be fabricated and stored in inventory for sale at later dates with little financial risk. Substrates for such devices may be classified as low priority and used to fill capacity of the fabrication facility. As inventories become depleted, the priority for these substrates may be increased as required to meet committed business arrangements (e.g., lead time, stocking levels, etc.).
Substrates for devices used in mature, commodity products, such as DRAM products that have been on the market for 3-4 years, also are candidates for low priority substrates. Yields for these devices are generally high, and the commodity nature of the product employing the devices ensures that a market exists. Accordingly, inventory obsolescence is unlikely, but profit potential is relatively low. However, such substrates may provide capacity fill in to ensure that equipment is continually utilized to build revenue generating product.
New products characteristically provide high gross margins. Substrates for devices used in such products may be given a high priority. In this manner, the fabrication facility may increase profit per substrate by biasing production to higher gross margin products. New products often experience rapid selling erosion due to competition and marketing strategies that push lower pricing to expand market penetration. Placing higher priority on these products and selectively reducing the manufacturing cycle time may increase the product volume that can be sold at higher gross margin. Substrates for devices used in products with a short-life cycle also may be given a high priority. Short life cycle products may include, for example, customized devices for consumer electronics such as specialized memory devices for digital cameras, video game controllers, cell phone components, etc. More risk exists in creating an inventory of these type of devices as prices may drop rapidly as they approach obsolescence.
Special order devices or devices under development, undergoing changes or undergoing special quality tests, are often handled specially in fabrication facilities; and substrates used for the fabrication of such devices are often referred to as “hot lots” or “super hot lots”. Hot lots are often prioritized to be moved to the front of a queue for each process step. Super hot lots may be given higher priority and equipment may be reserved, or kept idle, waiting for the super hot lot substrates to arrive. In a conventional fabrication facility that employs 13 or 25 substrates per lot, the use of hot lots and super hot lots may cause significant disruptions in process flow. However, as described further below, in a small lot size fabrication facility provided in accordance with the present invention, special order and other similar devices may be interlaced into the existing production flow with little loss of tool utilization. Substrates used for the fabrication of such devices may be given the highest priority within the fabrication facility.
Carrier opening devices 210 are provided at each processing tool 204 for opening small lot size substrate carriers so that substrates contained therein may be extracted therefrom, processed and/or returned thereto. Mechanisms (not separately shown) are provided for transferring small lot size substrate carriers from the high speed transport system 202 to the carrier opening devices 210 of each processing tool 204 as described further below.
An automation communications and/or software system 212 is provided for controlling operation of the fabrication facility 200, and may include, for example, a manufacturing execution system (MES), a Material Control System (MCS), a Scheduler or the like. A separate delivery system controller 214 for controlling delivery of small lot size substrate carriers to the processing tools 204 is shown in
Most processing tools, even in a large lot size fabrication facility, process substrates in small batches (e.g., by processing one or two substrates per processing chamber at a time). However, some processing tools, such as furnaces or wet processing tools, process substrates in large batch sizes (e.g., from about 25 to 200 substrates per batch). Accordingly, the small lot size fabrication facility 200 may be adapted to accommodate the delivery, storage and operating requirements of large batch size processing tools. One such exemplary large batch size processing tool is indicated by reference numeral 216 in
Many large batch size processing tools utilize an equipment front end module (EFEM), not separately shown, to remove substrates directly from a large lot size carrier with a robot blade (e.g., one substrate at a time). Individual substrates then are transferred by the processing tool to a process chamber as required to build the necessary large batch for processing. By providing local storage of small lot size substrate carriers at such a processing tool, a large substrate batch may be built using an equipment front end module of a large batch size processing tool within the small lot size fabrication facility 200.
Other large batch size processing tools pull complete large lot size carriers into an internal buffer, or simultaneously pull multiple substrates from a large lot size substrate carrier into a internal buffer. For such tools, a sorter module 218 that moves substrates from small lot size carriers to large lot size carriers may be employed within the small lot size fabrication facility 200.
As stated, the high speed transport system 202 is adapted to deliver small lot size substrate carriers to the plurality of processing tools 204. Such a system preferably has a move rate capacity of at least 2 times the average rate required for normal production capacity (e.g., to be able to respond to peaks in move rate requirements that occur during normal production). Additionally, the system preferably has the ability to re-direct, re-route or re-move substrates to different processing tools in response to factory anomalies, excursions and/or manufacturing processing changes (e.g., un-scheduled maintenance, priority changes, manufacturing yield problems, etc.).
U.S. patent application Ser. No. 10/650,310, filed Aug. 28, 2003 (the '310 application), discloses a substrate carrier transport system (e.g., a conveyor) that may be used as the small lot size substrate carrier transport system 202. The transport system of the '310 application continues to move during substrate carrier unloading and loading operations. A load/unload mechanism may be associated with each processing tool or group of processing tools and operate to load and/or unload substrate carriers from or onto the transport system while the transport system is moving. Each load/unload mechanism may include a load/unload member that is moved during a load or unload operation so as to substantially match the velocity at which the transport system carries substrate carriers. The load and/or unload member is thus adapted to ensure gentle substrate/substrate carrier handling. The transport system of the 310' application may be operated at significantly higher speeds than conventional large lot size transport systems; and can easily accommodate re-directing, re-routing and/or re-moving of substrates to different processing tools in response to factory anomalies, excursions and/or manufacturing processing changes. Other substrate carrier transport systems may be similarly employed.
One particular embodiment of a suitable high speed transport system is described in U.S. Patent Application Ser. No. 60/443,087, filed Jan. 27, 2003 (the '087 Application). The '087 Application describes a conveyor system that may include a ribbon of stainless steel or a similar material that forms a closed loop within at least a portion of a semiconductor device manufacturing facility and that transports substrate carriers therein. By orienting the ribbon so that a thick portion of the ribbon resides within a vertical plane and a thin portion of the ribbon resides within a horizontal plane, the ribbon is flexible in the horizontal plane and rigid in the vertical plane. Such a configuration allows the inventive conveyor to be constructed and implemented inexpensively. For example, the ribbon requires little material to construct, is easy to fabricate and, due to its vertical rigidity/strength, can support the weight of numerous substrate carriers without supplemental support structure (such as rollers or other similar mechanisms used in conventional, horizontally-oriented belt-type conveyor systems). Furthermore, the conveyor system is highly customizable because the ribbon may be bent, bowed or otherwise shaped into numerous configurations due to its lateral flexibility.
As shown in
To avoid depletion of substrate carriers from the high speed transport system 202, each processing tool 204 may include local storage for buffering or storing WIP (as stated). Stand-alone operation of a processing tool without needing the high speed transport system 202 to deliver substrates to the tool thereby may be provided. Because many conventional processing tools accommodate at least two large lot size (e.g., 25) substrate carriers, in at least one embodiment of the invention, local storage at or near each processing tool 204 is adapted to store a similar number of substrates by storing numerous small lot size substrate carriers at or near each processing tool (e.g., about 50 or more small lot size carriers in one embodiment). Other or different numbers of substrate carriers also may be stored at or near each processing tool 204 (e.g., fewer than 50, more than 50, etc.).
U.S. Provisional Application Ser. No. 60/443,115, filed Jan. 27, 2003, discloses a high-speed bay-distributed stocker (HSBDS) having a chassis which is notably longer in a direction of travel of a high speed transport system it serves, as compared to conventional bay-distributed stockers. The HSBDS features a high-speed substrate carrier handler adapted to load substrate carriers onto and unload substrate carriers from a high speed transport system. The HSBDS also includes additional columns of substrate carrier storage shelves for providing additional substrate buffering. Other systems for providing local storage may be employed (e.g., distributed stockers, field stockers, overhead/ceiling mounted tables or shelves, etc).
Volume storage or buffering 208 may provide volume stocking for accommodating peaks in WIP that develop during manufacturing and for longer term storage of WIP. For example, orders placed on hold, non-product substrates, and the like may be placed in volume storage or buffering. Selection of the capacity of such volume storage or buffering is driven by fabrication facility requirements. Volume storage or buffering 208 may include, for example, small lot size stockers along a high speed transport loop, large lot size stockers on the high speed transport path or along a slower transport path (not shown), another type of high density storage, distributed stockers, field stockers, overhead and/or ceiling mounted tables or shelves, etc. Substrates stored in small lot size substrate carriers may be transferred to large lot size carriers via a sorter, and subsequently placed in a high density storage location.
In at least one embodiment of the invention, work in progress that is low usage (e.g., inactive WIP such as substrates put on engineering hold, test substrates, non-production substrates, substrates built for long term hold, etc.) may be stored in large lot size substrate carriers that have greater storage capacity (as the cost of storing substrates within such high density carriers is generally cheaper than using small lot size carrier storage). For example, low use WIP may be transferred from small lot size carriers into large lot size carriers (e.g., via a sorter) and stored in volume stockers. If the low use WIP is not to be processed within a predetermined time period (e.g., 5 days or some other time period), the WIP may be transferred from small lot size carriers to large lot size carriers (e.g., carriers that store 13 or 25 substrates) and transferred to another location within the fabrication facility 200. For example, volume storage 208′ may include large lot size volume stockers adapted to store low usage WIP at a location away from the main processing area of the fabrication facility 200.
During loading and unloading of substrate carriers at a processing tool 204, communication between the processing tool 204 and the fabrication facility 200 may provide lot identification information, processing parameters, tool operating parameters, processing instructions, or the like. The automation communications and/or software system 212 is designed to handle this and other communications. Preferably such communication is rapid enough so as not to delay substrate processing. For example, a typical requirement for loading of a substrate carrier at a factory interface of a processing tool may be less than about 200 seconds, and in some cases less than 30 seconds.
In at least one embodiment of the invention, the automation communication and/or software system 212 is adapted to perform substrate-level tracking (as opposed to carrier level tracking typically employed in a large lot size environment) and may reference substrates grouped as a lot if necessary. Such a substrate-based approach may increase performance of the fabrication facility 200 and may prevent software restrictions from negating the benefits of small lot size manufacturing.
The carrier opening devices 210 at each processing tool 204 (for opening small lot size substrate carriers so that substrates contained therein may be extracted therefrom, processed and/or returned thereto) preferably employ industry standard interfaces (e.g., SEMI standards) to minimize facility-wide implementation costs. Alternative carrier opening mechanisms may be employed. For example, U.S. patent application Ser. No. 10/650,311, filed Aug. 28, 2003, discloses a door latching mechanism of a substrate carrier that is automatically unlatched by interaction of the latching mechanism with an actuator mechanism at a substrate transfer location (e.g., of a processing tool that may be used, for example, during semiconductor device manufacturing). The same actuator mechanism also may release a substrate clamping mechanism that may be part of the substrate carrier (e.g., and that secures a substrate stored by the substrate carrier during transport). Likewise, U.S. patent application Ser. No. 10/650,312, filed Aug. 28, 2003, describes the use of movement of a substrate carrier toward a port of a substrate transfer location to cause the door of the substrate carrier to open. Movement of the substrate carrier away from the port of the substrate transfer location causes the door of the substrate carrier to close. Other carrier opening methods and apparatus may be employed.
Because of the relatively low move rates employed within large lot size fabrication facilities, human operators may move lots between processing tools when needed (e.g., when an automated transport system fails). For small lot size manufacturing, the required move rate is so large that use of human operators is typically impractical. As a result, redundant systems (other than human operators) may be employed to ensure proper facility operation. Such redundant systems may include, for example, additional control system computers, software databases, automated transport systems and the like (not separately shown).
In at least one embodiment of the invention, the small lot size fabrication facility 200 may include, for example, the ability to install and set up new processing tools while the high speed transport system 202 is operating (e.g., is in motion and/or servicing other tools). U.S. Provisional Patent Application Ser. No. 60/520,180, filed Nov. 13, 2003 (8158/L), describes methods by which a high speed substrate carrier transfer station (for loading substrate carriers onto and for removing substrate carriers from a high speed substrate carrier transport system) may be aligned and calibrated to a high speed substrate carrier transport system while the transport system is in motion. The substrate carrier hand-off function of the transfer station may then be tested, and the high-speed transfer station placed into service. Other methods/systems also may be employed.
Use of a small lot size fabrication facility such as that described above with reference to
The foregoing description discloses only exemplary embodiments of the invention. Modifications of the above disclosed apparatus and method which fall within the scope of the invention will be readily apparent to those of ordinary skill in the art. For instance, other configurations for a small lot size fabrication facility may be employed such as different processing tool, storage device and/or transport system layouts and/or types, more or fewer processing tools, storage devices and/or transport systems, etc. In at least one embodiment, a substrate carrier cleaner 222 may be provided for cleaning small lot size substrate carriers. In this manner substrate carriers may be cleaned so as to prevent cross-contamination of incompatible processes. A small lot size semiconductor device manufacturing facility such as that shown in
The automation communication and/or software system 212, the delivery system controller 214 and/or any other controller may be programmed or otherwise configured to perform numerous WIP management functions. For instance, in at least one embodiment of the invention, such a system and/or controller may be configured to maintain a predetermined work in progress level within the small lot size semiconductor device manufacturing facility 200 by (1) increasing an average cycle time of low priority substrates within the small lot size semiconductor device manufacturing facility 200; and (2) decreasing an average cycle time of high priority substrates within the small lot size semiconductor device manufacturing facility 200 so as to approximately maintain a predetermined work in progress level within the small lot size semiconductor device manufacturing facility 200. In another embodiment of the invention, the system and/or controller may be configured to (1) store small lot size substrate carriers containing low priority substrates within small lot size substrate carrier storage locations of one or more of the processing tools 204; and (2) process high priority substrates available to the one or more of the processing tools 204 ahead of the stored low priority substrates so as to reduce cycle time of high priority substrates without correspondingly reducing work in progress within the small lot size semiconductor device manufacturing facility 200.
In yet another embodiment of the invention, such a system and/or controller may be configured to (1) store small lot size substrate carriers containing low priority substrates and small lot size substrate carriers containing high priority substrates within small lot size substrate carrier storage locations of one or more of the processing tools 204; and (2) prior to processing within the one or more of the processing tools 204, store high priority substrates for a shorter time period on average than low priority substrates so as to reduce cycle time of high priority substrates without correspondingly reducing work in progress within the small lot size semiconductor device manufacturing facility 200.
In a further embodiment of the invention, such a system and/or controller may be configured to process high and low priority substrates within the small lot size semiconductor device manufacturing facility 200 with different cycle times while keeping average cycle time and work in progress at approximately the same level as average cycle time and work in progress of a large lot size semiconductor device manufacturing facility.
In another embodiment of the invention, such a system and/or controller may be configured to process substrates within the small lot size semiconductor device manufacturing facility 200 with a lower average cycle time than a large lot size semiconductor device manufacturing facility while maintaining approximately the same overall output as the large lot size semiconductor device manufacturing facility.
In yet a further embodiment of the invention, such a system and/or controller may be configured to process substrates within the small lot size semiconductor device manufacturing facility 200 with approximately the same average cycle time and work in progress as a large lot size semiconductor device manufacturing facility while increasing output of the small lot size semiconductor device manufacturing facility 200 relative to the large lot size semiconductor device manufacturing facility.
In still a further embodiment of the invention, such a system and/or controller may be configured to (1) identified work in progress that is not to be processed within a predetermined time period; (2) transfer the identified work in progress from small lot size substrate carriers to large lot size substrate carriers; and store the large lot size substrate carriers in volume storage.
Accordingly, while the present invention has been disclosed in connection with exemplary embodiments thereof, it should be understood that other embodiments may fall within the spirit and scope of the invention, as defined by the following claims.
This application is a continuation of and claims priority to U.S. patent application Ser. No. 10/764,620, filed Jan. 26, 2004, now U.S. Pat. No. 7,221,993 which claims priority to U.S. Provisional Patent Application Ser. No. 60/443,001, filed Jan. 27, 2003. Each of these applications is hereby incorporated by reference herein in its entirety for all purposes.
| Number | Name | Date | Kind |
|---|---|---|---|
| 3845286 | Aronstein et al. | Oct 1974 | A |
| 3952388 | Hasegawa et al. | Apr 1976 | A |
| 4027246 | Caccoma et al. | May 1977 | A |
| 4166527 | Beezer | Sep 1979 | A |
| 4401522 | Buschow et al. | Aug 1983 | A |
| 4534843 | Hirbour et al. | Aug 1985 | A |
| 4540088 | Bergh | Sep 1985 | A |
| 4544318 | Nagatomo et al. | Oct 1985 | A |
| 4650264 | Dahnert | Mar 1987 | A |
| 4775046 | Gramarossa et al. | Oct 1988 | A |
| 5048164 | Harima | Sep 1991 | A |
| 5110249 | Norman | May 1992 | A |
| 5183378 | Asano et al. | Feb 1993 | A |
| 5256204 | Wu | Oct 1993 | A |
| 5261935 | Ishii et al. | Nov 1993 | A |
| 5372471 | Wu | Dec 1994 | A |
| 5382127 | Garric et al. | Jan 1995 | A |
| 5388945 | Garric et al. | Feb 1995 | A |
| 5390785 | Garric et al. | Feb 1995 | A |
| 5411358 | Garric et al. | May 1995 | A |
| 5442561 | Yoshizawa et al. | Aug 1995 | A |
| 5544350 | Hung et al. | Aug 1996 | A |
| 5603777 | Ohashi | Feb 1997 | A |
| 5612886 | Weng | Mar 1997 | A |
| 5668056 | Wu et al. | Sep 1997 | A |
| 5696689 | Okumura et al. | Dec 1997 | A |
| 5751580 | Chi | May 1998 | A |
| 5762544 | Zuniga et al. | Jun 1998 | A |
| 5811211 | Tanaka et al. | Sep 1998 | A |
| 5818716 | Chin et al. | Oct 1998 | A |
| 5825650 | Wang | Oct 1998 | A |
| 5827118 | Johnson et al. | Oct 1998 | A |
| 5829939 | Iwai et al. | Nov 1998 | A |
| 5841677 | Yang et al. | Nov 1998 | A |
| 5884392 | Lafond | Mar 1999 | A |
| 5888042 | Oda | Mar 1999 | A |
| 5971585 | Dangat et al. | Oct 1999 | A |
| 5975740 | Lin et al. | Nov 1999 | A |
| 5976199 | Wu et al. | Nov 1999 | A |
| 5980183 | Fosnight | Nov 1999 | A |
| 6026561 | Lafond | Feb 2000 | A |
| 6036426 | Hillman | Mar 2000 | A |
| 6048259 | Asai | Apr 2000 | A |
| 6050768 | Iwasaki et al. | Apr 2000 | A |
| 6053688 | Cheng | Apr 2000 | A |
| 6054181 | Nanbu et al. | Apr 2000 | A |
| 6074443 | Venkatesh et al. | Jun 2000 | A |
| 6082948 | Fishkin et al. | Jul 2000 | A |
| 6128588 | Chacon | Oct 2000 | A |
| 6183186 | Peltola et al. | Feb 2001 | B1 |
| 6196001 | Tannous et al. | Mar 2001 | B1 |
| 6201998 | Lin et al. | Mar 2001 | B1 |
| 6224638 | Jevtic et al. | May 2001 | B1 |
| 6235634 | Law et al. | May 2001 | B1 |
| 6240335 | Wehrung et al. | May 2001 | B1 |
| 6283692 | Perlov et al. | Sep 2001 | B1 |
| 6338005 | Conboy et al. | Jan 2002 | B1 |
| 6360132 | Lin et al. | Mar 2002 | B2 |
| 6415260 | Yang et al. | Jul 2002 | B1 |
| 6431181 | Torres | Aug 2002 | B1 |
| 6431814 | Christensen et al. | Aug 2002 | B1 |
| 6439822 | Kimura et al. | Aug 2002 | B1 |
| 6449520 | Lin et al. | Sep 2002 | B1 |
| 6540466 | Bachrach | Apr 2003 | B2 |
| 6564113 | Barto et al. | May 2003 | B1 |
| 6579052 | Bonora et al. | Jun 2003 | B1 |
| 6587744 | Stoddard et al. | Jul 2003 | B1 |
| 6662076 | Conboy et al. | Dec 2003 | B1 |
| 6673638 | Bendik et al. | Jan 2004 | B1 |
| 6684124 | Schedel et al. | Jan 2004 | B2 |
| 6763277 | Allen et al. | Jul 2004 | B1 |
| 6788985 | Mitsutake et al. | Sep 2004 | B2 |
| 6788996 | Shimizu | Sep 2004 | B2 |
| 6839603 | Karasawa | Jan 2005 | B2 |
| 6955197 | Elliott et al. | Oct 2005 | B2 |
| 7077264 | Rice et al. | Jul 2006 | B2 |
| 7134874 | Chishti et al. | Nov 2006 | B2 |
| 7137874 | Bovio et al. | Nov 2006 | B1 |
| 7218983 | Puri et al. | May 2007 | B2 |
| 7221993 | Rice et al. | May 2007 | B2 |
| 7234584 | Rice et al. | Jun 2007 | B2 |
| 7243003 | Elliott et al. | Jul 2007 | B2 |
| 7258520 | Elliott et al. | Aug 2007 | B2 |
| 7433756 | Rice et al. | Oct 2008 | B2 |
| 20010001839 | Lin et al. | May 2001 | A1 |
| 20010018623 | Yamagishi | Aug 2001 | A1 |
| 20010051886 | Mitsutake et al. | Dec 2001 | A1 |
| 20020055799 | Lin et al. | May 2002 | A1 |
| 20020071744 | Bachrach | Jun 2002 | A1 |
| 20020090282 | Bachrach | Jul 2002 | A1 |
| 20020094588 | Fan et al. | Jul 2002 | A1 |
| 20020114684 | Jeong et al. | Aug 2002 | A1 |
| 20020116086 | Huber et al. | Aug 2002 | A1 |
| 20020144654 | Elger et al. | Oct 2002 | A1 |
| 20020155705 | Shimizu | Oct 2002 | A1 |
| 20020198623 | Jevtic et al. | Dec 2002 | A1 |
| 20030010449 | Gramarossa et al. | Jan 2003 | A1 |
| 20030045092 | Shin | Mar 2003 | A1 |
| 20030045098 | Verhaverbeke et al. | Mar 2003 | A1 |
| 20030108407 | Ogata et al. | Jun 2003 | A1 |
| 20030113190 | Bachrach | Jun 2003 | A1 |
| 20030153995 | Karasawa | Aug 2003 | A1 |
| 20030202866 | Weng et al. | Oct 2003 | A1 |
| 20040049398 | Gartland et al. | Mar 2004 | A1 |
| 20040062633 | Rice et al. | Apr 2004 | A1 |
| 20040081546 | Elliott et al. | Apr 2004 | A1 |
| 20040187342 | Izuta | Sep 2004 | A1 |
| 20050040662 | Rice et al. | Feb 2005 | A1 |
| 20050095110 | Lowrance et al. | May 2005 | A1 |
| 20050096775 | Wang et al. | May 2005 | A1 |
| 20050232734 | Elliott et al. | Oct 2005 | A1 |
| 20050273191 | Englhardt et al. | Dec 2005 | A1 |
| 20060190118 | Teferra et al. | Aug 2006 | A1 |
| 20070061034 | Puri et al. | Mar 2007 | A1 |
| 20070276531 | Teferra et al. | Nov 2007 | A1 |
| 20070276532 | Teferra et al. | Nov 2007 | A1 |
| 20080219816 | Rice et al. | Sep 2008 | A1 |
| Number | Date | Country |
|---|---|---|
| 1499293 | May 2004 | CN |
| 19715974 | Oct 1998 | DE |
| 0 277 536 | Aug 1988 | EP |
| 0359525 | Mar 1990 | EP |
| 0487419 | May 1992 | EP |
| 0 365 589 | Sep 1992 | EP |
| 0 582 019 | Feb 1994 | EP |
| 0 663 686 | Jul 1995 | EP |
| 0 850 720 | Jul 1998 | EP |
| 0 987 750 | Mar 2000 | EP |
| 1128246 | Aug 2001 | EP |
| 1 134 641 | Sep 2001 | EP |
| 2056169 | Mar 1981 | GB |
| 55091839 | Jul 1980 | JP |
| 58028860 | Feb 1983 | JP |
| 60049623 | Mar 1985 | JP |
| 63234511 | Sep 1988 | JP |
| 01181156 | Jul 1989 | JP |
| 01257549 | Oct 1989 | JP |
| 02015647 | Jan 1990 | JP |
| 03007584 | Jan 1991 | JP |
| 05128131 | May 1993 | JP |
| 05290053 | Nov 1993 | JP |
| 06-57384 | Mar 1994 | JP |
| 06132696 | May 1994 | JP |
| 06260545 | Sep 1994 | JP |
| 08249044 | Sep 1996 | JP |
| 09115817 | May 1997 | JP |
| 10135096 | May 1998 | JP |
| 10-256346 | Sep 1998 | JP |
| 11176717 | Jul 1999 | JP |
| 11296208 | Oct 1999 | JP |
| 2000012646 | Jan 2000 | JP |
| 2001-332464 | Nov 2001 | JP |
| 01332464 | Nov 2001 | JP |
| 03007584 | Jan 2003 | JP |
| WO 9928952 | Jun 1999 | WO |
| WO 9964207 | Dec 1999 | WO |
| WO 0219392 | Mar 2002 | WO |
| WO 2005006408 | Jan 2005 | WO |
| Number | Date | Country | |
|---|---|---|---|
| 20070059861 A1 | Mar 2007 | US |
| Number | Date | Country | |
|---|---|---|---|
| 60443001 | Jan 2003 | US |
| Number | Date | Country | |
|---|---|---|---|
| Parent | 10764620 | Jan 2004 | US |
| Child | 11555252 | US |
