This specification relates generally a test system having resources that are distributed for access by devices under test (DUT).
A device interface board (DIB) is the device-specific interface to a generic test system. For example, a DIB may be configured to accommodate different types of devices, such as microprocessors or memory chips. DIBs may also be manufacturer-specific, meaning that a manufacturer of a device may provide the DIB prior to testing. Test signals are routed from the test system through the DIB to the devices under test (DUTs). Signals from the DUT are routed through the DIB to the test system for analysis in order to determine whether the DUT has passed the testing.
An example test system has resources that are distributed for access by a device under test (DUT). The example test system includes a device interface board (DIB) comprising sites to connect to devices to test, and a tester comprising slots configured to hold test instruments. Each test instrument has resources that are distributed over a dimension of the DIB. The resources are distributed to enable the devices in the sites equal access to the resources. The example test system may include one or more of the following features, either alone or in combination.
The dimension of the DIB may correspond to an edge of the DIB. The resources may be distributed across an entirety of the edge. The resources may be distributed symmetrically across multiple edges of the DIB. The resources may be distributed on the DIB so that the resources align, at least partly, to the sites on the DIB.
The DIB may comprise electrical contacts enabling electrical pathways between the test instruments and the sites on the DIB. The electrical pathways between a subject test instrument and multiple sites on the DIB may have equal electrical path lengths. The electrical pathways between the sites on the DIB and the subject test instrument may have equal impedances. Each electrical pathways between a site on the DIB and the subject test instrument may produce a same amount of signal degradation.
The sites on the DIB may be distributed to enable parallel testing of identical devices connected to the sites. The DIB may be, or include, a printed circuit board (PCB) comprised of a number of layers. The number of layers may be proportional to a number of the test instruments in the tester.
The example test system may include an interconnect between the DIB and the tester. The interconnect may comprise routing connections between the test instruments and the DIB. The test instruments may comprise contacts at a first pitch and the resources may be at a second pitch. The second pitch may be less than the first pitch. The routing connections may be configured to go from the contacts of the test instruments at the first pitch to the resources at the second pitch.
The interconnect may comprise circuitry to process signals conducting through the routing connections. The circuitry may be configured to process the signals by combining first signals from two more routing connections to produce a second signal for output to a single routing electrical connection. The single routing connection may go to a resource on the DIB. The second signal may have a higher bitrate, or frequency, than each of the first signals.
The resources of the test instruments may comprise electrical contacts on the DIB. Each site on the DIB may have a same configuration.
An example test system has resources that are distributed for access by a DUT. The example test system includes a DIB comprising sites to connect to devices to test, and a tester comprising slots configured to hold test instruments. Each slot corresponds to electrical contacts that are distributed across an entire edge of the DIB that interfaces to the tester. The electrical contacts are distributed so that at least some electrical pathways between a subject test instrument and identical devices in different sites are have equal electrical path lengths. The example test system also includes an interconnect between the tester and the DIB. The interconnect may be configured to translate a pitch of contacts on the test instruments to a pitch of the electrical contacts on the DIB. The example test system may include one or more of the following features, either alone or in combination.
The contacts on the test instruments may be at a first pitch and the electrical contacts distributed across the edge of the DIB may be at a second pitch. The second pitch may be less than the first pitch. The interconnect may comprise routing connections that are configured to go from the contacts of the test instruments at the first pitch to the electrical contacts at the second pitch. The interconnect may comprise circuitry to process signals conducting through the routing connections. The circuitry may be configured to process the signals by combining first signals from two more routing connections to produce a second signal to be output to a single routing electrical contact. The single routing connection may be to an electrical contact on the DIB. The second signal may have a higher bitrate, or frequency, than each of the first signals.
Any two or more of the features described in this specification, including in this summary section, can be combined to form implementations not specifically described herein.
The systems and processes described herein, or portions thereof, can be implemented as/controlled by a computer program product that includes instructions that are stored on one or more non-transitory machine-readable storage media, and that are executable on one or more processing devices to control (e.g., coordinate) the operations described herein. The systems and processes described herein, or portions thereof, can be implemented as an apparatus, method, or electronic system that can include one or more processing devices and memory to store executable instructions to implement various operations.
The details of one or more implementations are set forth in the accompanying drawings and the description below. Other features, objects, and advantages will be apparent from the description and drawings, and from the claims.
Like reference numerals in different figures indicate like elements.
To test quantities of devices, manufacturers commonly use ATE—Automatic Test Equipment (or “testers”). In response to instructions in a test program set (TPS), ATE automatically generates test input signals (or “test signals) to be applied to a device under test (DUT), such as a bare die or dice, and monitors resulting output signals. The ATE compares the output signals with expected responses to determine whether each DUT is defective. ATE typically includes a computer system to control its operation and test instruments configured to test different aspects of the DUT.
Examples of test instruments include radio frequency (RF) test instruments for performing RF tests on a DUT; high-density digital test instruments for sending digital data to, and receiving digital data from, a DUT; and alternating current (AC) test instruments for sending analog signals to, and receiving analog signals from, a DUT. Other types of test instruments may also be used in a test system.
A device interface board (DIB) is a structure that mates to the ATE. The DIB is device-specific and is typically created by a manufacturer of the DUT. The DIB mates to the ATE to create an electrical interface between DUTs and the ATE.
The ATE includes slots configured to hold test instruments. Each test instrument has resources that are distributed over a dimension of the DIB. For example, electrical signals, such as test signals, from each test instrument may be routed to the DIB via one or more transmission media. The DIB includes electrical contacts that enable each test site equal access to those signals and the electrical pathways in the ATE that transmit those signals. In some implementations, the electrical contacts are arranged along an entire dimension of the DIB—for example, across the entirety of one, two, or more edges of the DIB. By arranging the electrical contacts across a dimension of the DIB, the resources—for example, the electrical contacts and test signals—may be distributed to enable DUTs in test sites on the DIB equal access to those resources. In some examples, equal access may mean that the electrical pathways between a test instrument and multiple sites on the DIB have equal electrical path lengths. In some examples, equal access may mean that the electrical pathways between sites on the DIB and a test instrument have equal impedances. In some examples, equal access may mean that each electrical pathway between a site on the DIB and a test instrument produces a same amount of signal degradation or noise.
ATE 10 includes a test head 11 and a test computer 12. Test head 11 interfaces to DUTs (not shown) on which tests are to be performed. Test computer 12 communicates with test head 11 to control testing. For example, test computer may download test program sets to test instruments on the test head, which then run the test program sets to test DUTs in communication with the test head.
ATE 10 includes test instruments 13A to 13N (N>3). In this example, the test instruments are housed in the test head. Each test instrument may be housed in a separate slot in the test head. In some implementations, the test instruments are modular. That is, one test instrument may be replaced with a different test instrument without replacing other test instruments. Each test instrument may be configured to output test signals to test a DUT, and to receive signals from the DUT. The signals may be digital, analog, wireless, or wired, for example. The signals received may include response signals that are based on the test signals and/or signals that originate from the DUT that are not prompted by (e.g., are not in response to) test signals.
ATE 10 includes a connection interface 14, which connects test instrument outputs 15 to DIB 16. Connection interface 14 may include connectors 20 or other devices for routing signals between the test instruments and DIB 16. For example, the connection interface may include one or more circuit boards or other substrates on which such connectors are mounted. Other types of connections may be used.
In the example of
In this regard, DIB 16 includes a launching area 22. Only one launching area is shown in
As noted, in the example of
In some implementations, electrical contacts from different test instruments may be located on different layers of the DIB. For example, the DIB may be, or include, a printed circuit board (PCB) comprised of multiple layers. Contacts may be distributed across the multiple layers as well as along the edge. For example, referring to
In some implementations, contacts may be distributed among different layers of the DIB in order to accommodate more contacts for more test instruments. That is, by using an extra dimension for distribution, a greater number of contacts may be incorporated onto the DIB without increasing the DIB's size or without increasing the DIB's size significantly. In some implementations, the number of layers of the DIB is proportional to a number of the test instruments in the tester. For example, the more test instruments there are, the more contacts there may be. As a result, additional layers of the DIB may be included to accommodate those contacts.
Referring to
In this regard, in an example test system, electrical contacts on the DIB may be arranged at a first pitch and corresponding electrical contacts on the test instruments may be arranged at a second pitch that is different from (for example, greater than) the first pitch. In this context, a pitch includes the amount by which adjacent electrical contacts are separated spatially. Interconnect 61 is configured to translate the pitch of the electrical contacts on the test instruments to the pitch of the electrical contacts on the DIB. For example, if the electrical contacts on the test instruments are separated by centimeters, the interconnect may be configured to translation that separation to millimeters on the DIB. That is, electrical contacts on the DIB may be separated by millimeters and those electrical contacts may be on electrical pathways to electrical contacts on the test instrument that are separated by centimeters. In an example, the pitch of electrical contacts on the test instruments is 1.35 inches and the pitch of electrical contacts on is DIB are 0.34 inches. The interconnect bridges this difference.
In the example of
In some implementations, the electrical conduits 71 in the interconnect include cables. The cables may include any appropriate type of electrical transmission medium. In some implementations, the cables may include optical transmission media. In an example, the cables may be part of a coaxial structure. In this regard, the cables may be coaxial cables that are incorporated in the coaxial structure. For example, the cables may be an integral part of the coaxial structure, and may be formed inside the coaxial structure. In some implementations, a coaxial line in a coaxial structure includes, but is not limited to, a signal (or force) line surrounded completely by a dielectric, such as air, that is, in turn, surrounded completely by return (or ground) line. “Coaxial”, as used herein, does not require that the same dielectric completely surround the force line, nor does it require that a return line completely surround the dielectric. This is the case for any coaxial line, cable, structure, etc. described herein.
In order to promote consistency in signal transmission, electrical characteristics of different conduits may substantially match. For example, the impedances of different conduits may be controlled to be substantially the same. In this context, impedance-control includes the ability to specify the impedance of individual conduits and to match the impedances of different conduits. Also, the electrical path length (as opposed to the physical path length) as measured by ToF (Time of Flight) of the different conduits should be substantially the same. And, the signal attenuation produced by different electrical conduits should be substantially the same. In some implementations, all electrical conduits in the interconnect have the same impedance, electrical path length, and attenuation. In other implementations, this need not be the case. For example, in some implementations, the test electronics may account for, and/or correct for, variations in one or more of these parameters.
In the example interconnect described herein, at least some of (e.g., all of) the electrical conduits are configured to have substantially matching electrical characteristics, such as electrical path lengths/Time of Flight (ToF), impedances, and signal attenuation. By substantially matching these electrical characteristics, it may be possible to reduce the chances that there will be differences in signal transmission time between conduits, and thereby reduce timing errors resulting from transmission through the interconnect. In this context, a substantial match may include a match that is identical or to within one or more predefined tolerances, such as 1%, 2%, 5%, or 10%. In some implementations, it may be appropriate to substantially match only one or two of electrical path length, impedance, and signal attenuation.
In some implementations, matching electrical characteristics are achieved, at least in part, by using, e.g., curved, zig-zagged, serpentine, or spring-shaped conduit portions. For example, individual conduits within the interconnect may include portions such as these that are not straight. These portions may be configured so that the electrical path lengths, impedances, and signal attenuation are the same among different conduits. For example, the addition of a curved, zig-zagged, serpentine, or spring-shaped conduit portion effectively elongates the signal transmission path of a conduit, thereby changing the electrical characteristics of those conduits. For example, such curved, zig-zagged, serpentine, or spring-shaped conduit portions can be used to change electrical path lengths, impedances, and signal attenuation. Such changes may be effected to match electrical characteristics (e.g., electrical path lengths, impedances, and signal attenuation) between two different conduits in the interconnect. Curved, zig-zagged, serpentine, or spring-shaped conduit portions may be added to any appropriate part or parts of a conduit to achieve desired electrical characteristics.
In some implementations, data stored in a EEPROM (electrically erasable programmable read-only memory) or other memory on a DIB may contain calibration data comprising electrical length information that may also be used by the test instruments to correct for mismatches in electrical characteristics of traces or cables.
In some implementations, additional passive and/or active electrical components may be incorporated into the interconnect to change electrical characteristics such as electrical path lengths, impedances, and signal attenuation in order to match those characteristics among two or more electrical conduits. In some implementations, the shapes of different conduits may vary to achieve appropriate matching. In some implementations, differently-shaped conduits in combination with active and/or passive components may be used to change electrical characteristics such as electrical path lengths, impedances, and signal attenuation, so as to match those characteristics among two or more electrical conduits.
In some implementations, the interconnect includes circuitry to process signals conducting through the electrical conduits. For example, the circuitry may be configured to process the signals by combining first signals from two more electrical conduits to produce a second signal to be output to a single electrical conduit that is on a path to an electrical contact on the DIB. The second signal may have a higher bitrate than each of the first signals. Thus, the interconnect may be used to generate higher-speed signals from slower-speed signals. In some implementations, a multiplexer may be used to combine the signals and to output a single signal. In some implementations, one or more multiplexers may be configured to combine more than two signals to produce a single output signal having an increased bitrate. In some implementations, the interconnect may include a demultiplexer to receive a single high bitrate signal and to create multiple lower bitrate signals from the single high bitrate signal.
In some implementations, one or more MEMS (Micro Electro-Mechanical Systems) devices may be included in the interconnect. The MEMS devices may include, or implement, switches or other structures that are configurable to change the routing connections within the interconnect. For example, a computing system may control configuration and reconfiguration of the MEMs devices. Thus, the interconnect is configurable to accommodate different types of DIBs. For example, the interconnect may be configurable to accommodate DIBs for different DUTs or from different device manufacturers.
In some implementations, the electrical pathway between the test instrument and contacts on the DIB includes structures in addition to an interconnect. For example, in some implementations, one or more pins (e.g., spring-based POGO® pins) may electrically and physically connect electrical conduits in the interconnect to corresponding contacts on the DIB. In some implementations, one or more MEMS devices may make the appropriate electrical and physical connection between electrical conduits in the interconnect and corresponding contacts on the DIB.
In some implementations, a secondary PCB may connect to the DIB. The secondary PCB may expand user space and may be used for additional test electronics. The interconnect may be configured to include electrical paths to the secondary PCB in a similar manner as described herein for the DIB.
In some implementations, a DUT may be, or include, a wafer comprised of multiple chips to be tested. Following testing, the chips may be cut from the wafer and tested individually. A probe card may be used as an interface between the test system and a wafer to be tested in some implementations.
The example test system described herein may be implemented by, and/or controlled using, one or more computer systems comprising hardware or a combination of hardware and software. For example, a system like the ones described herein may include various controllers and/or processing devices located at various points in the system to control operation of the automated elements. A central computer may coordinate operation among the various controllers or processing devices. The central computer, controllers, and processing devices may execute various software routines to effect control and coordination of the various automated elements.
The example test system described herein can be controlled, at least in part, using one or more computer program products, e.g., one or more computer program tangibly embodied in one or more information carriers, such as one or more non-transitory machine-readable media, for execution by, or to control the operation of, one or more data processing apparatus, e.g., a programmable processor, a computer, multiple computers, and/or programmable logic components.
A computer program can be written in any form of programming language, including compiled or interpreted languages, and it can be deployed in any form, including as a stand-alone program or as a module, component, subroutine, or other unit suitable for use in a computing environment. A computer program can be deployed to be executed on one computer or on multiple computers at one site or distributed across multiple sites and interconnected by a network.
Actions associated with implementing all or part of the testing can be performed by one or more programmable processors executing one or more computer programs to perform the functions described herein. All or part of the testing can be implemented using special purpose logic circuitry, e.g., an FPGA (field programmable gate array) and/or an ASIC (application-specific integrated circuit).
Processors suitable for the execution of a computer program include, by way of example, both general and special purpose microprocessors, and any one or more processors of any kind of digital computer. Generally, a processor will receive instructions and data from a read-only storage area or a random access storage area or both. Elements of a computer (including a server) include one or more processors for executing instructions and one or more storage area devices for storing instructions and data. Generally, a computer will also include, or be operatively coupled to receive data from, or transfer data to, or both, one or more machine-readable storage media, such as mass storage devices for storing data, e.g., magnetic, magneto-optical disks, or optical disks. Machine-readable storage media suitable for embodying computer program instructions and data include all forms of non-volatile storage area, including by way of example, semiconductor storage area devices, e.g., EPROM, EEPROM, and flash storage area devices; magnetic disks, e.g., internal hard disks or removable disks; magneto-optical disks; and CD-ROM and DVD-ROM disks.
Any “electrical connection” as used herein may imply a direct physical connection or a wired or wireless connection that includes or does not include intervening components but that nevertheless allows electrical signals to flow between connected components. Any “connection” involving electrical circuitry that allows signals to flow, unless stated otherwise, is an electrical connection and not necessarily a direct physical connection regardless of whether the word “electrical” is used to modify “connection”.
Elements of different implementations described herein may be combined to form other embodiments not specifically set forth above. Elements may be left out of the structures described herein without adversely affecting their operation. Furthermore, various separate elements may be combined into one or more individual elements to perform the functions described herein.
Number | Name | Date | Kind |
---|---|---|---|
3516077 | Bobeck et al. | Jun 1970 | A |
3577131 | Morrow et al. | May 1971 | A |
3673433 | Kupfer | Jun 1972 | A |
3934236 | Aiken et al. | Jan 1976 | A |
4021790 | Aiken et al. | May 1977 | A |
4117543 | Minnick et al. | Sep 1978 | A |
4692839 | Lee et al. | Sep 1987 | A |
4729166 | Lee et al. | Mar 1988 | A |
4754546 | Lee et al. | Jul 1988 | A |
4758785 | Rath | Jul 1988 | A |
4778950 | Lee et al. | Oct 1988 | A |
4804132 | Difrancesco | Feb 1989 | A |
4912399 | Greub et al. | Mar 1990 | A |
4918383 | Huff et al. | Apr 1990 | A |
4922192 | Gross et al. | May 1990 | A |
4954873 | Lee et al. | Sep 1990 | A |
4975638 | Evans et al. | Dec 1990 | A |
4980637 | Huff et al. | Dec 1990 | A |
5020219 | Leedy | Jun 1991 | A |
5072176 | Miller et al. | Dec 1991 | A |
5083697 | Difrancesco | Jan 1992 | A |
5103557 | Leedy | Apr 1992 | A |
5132613 | Papae et al. | Jul 1992 | A |
5180977 | Huff | Jan 1993 | A |
5264787 | Woith et al. | Nov 1993 | A |
5355079 | Evans et al. | Oct 1994 | A |
5378982 | Feigenbaum et al. | Jan 1995 | A |
5416429 | McQuade et al. | May 1995 | A |
5422574 | Kister | Jun 1995 | A |
5456404 | Robinette, Jr. et al. | Oct 1995 | A |
5468157 | Roebuck et al. | Nov 1995 | A |
5469072 | Williams et al. | Nov 1995 | A |
5623213 | Liu et al. | Apr 1997 | A |
5914613 | Gleason et al. | Jun 1999 | A |
5968282 | Yamasaka | Oct 1999 | A |
5973405 | Keukelaar et al. | Oct 1999 | A |
6040691 | Hanners | Mar 2000 | A |
6246245 | Akram et al. | Jun 2001 | B1 |
6256882 | Gleason et al. | Jul 2001 | B1 |
6307387 | Gleason et al. | Oct 2001 | B1 |
6356098 | Akram et al. | Mar 2002 | B1 |
6359337 | Keukelaar et al. | Mar 2002 | B1 |
6437584 | Gleason et al. | Aug 2002 | B1 |
6494734 | Shuey | Dec 2002 | B1 |
6499216 | Fjelstad | Dec 2002 | B1 |
6566898 | Theissen et al. | May 2003 | B2 |
6578264 | Gleason et al. | Jun 2003 | B1 |
6586955 | Fjelstad et al. | Jul 2003 | B2 |
6633175 | Evans et al. | Oct 2003 | B1 |
6661244 | McQuade et al. | Dec 2003 | B2 |
6690186 | Fjelstad | Feb 2004 | B2 |
6708386 | Gleason et al. | Mar 2004 | B2 |
6756797 | Brandorff et al. | Jun 2004 | B2 |
6825677 | Gleason et al. | Nov 2004 | B2 |
6838890 | Tervo et al. | Jan 2005 | B2 |
6860009 | Gleason et al. | Mar 2005 | B2 |
6911835 | Chraft et al. | Jun 2005 | B2 |
6927585 | Gleason et al. | Aug 2005 | B2 |
6927586 | Thiessen | Aug 2005 | B2 |
6930498 | Tervo et al. | Aug 2005 | B2 |
6965244 | Miller | Nov 2005 | B2 |
7084657 | Matsumura | Aug 2006 | B2 |
7109731 | Gleason et al. | Sep 2006 | B2 |
7148711 | Tervo et al. | Dec 2006 | B2 |
7161363 | Gleason et al. | Jan 2007 | B2 |
7178236 | Gleason et al. | Feb 2007 | B2 |
7227371 | Miller | Jun 2007 | B2 |
7233160 | Hayden et al. | Jun 2007 | B2 |
7266889 | Gleason et al. | Sep 2007 | B2 |
7271603 | Gleason et al. | Sep 2007 | B2 |
7285969 | Hayden et al. | Oct 2007 | B2 |
7304488 | Gleason et al. | Dec 2007 | B2 |
7355420 | Smith et al. | Apr 2008 | B2 |
7368927 | Smith et al. | May 2008 | B2 |
7400155 | Gleason et al. | Jul 2008 | B2 |
7403025 | Tervo et al. | Jul 2008 | B2 |
7403028 | Campbell | Jul 2008 | B2 |
7417446 | Hayden et al. | Aug 2008 | B2 |
7420381 | Burcham et al. | Sep 2008 | B2 |
7427868 | Strid et al. | Sep 2008 | B2 |
7436194 | Gleason et al. | Oct 2008 | B2 |
7443181 | Miller | Oct 2008 | B2 |
7443186 | Strid et al. | Oct 2008 | B2 |
7449899 | Campbell et al. | Nov 2008 | B2 |
7453275 | Yamaguchi | Nov 2008 | B2 |
7453276 | Hayden et al. | Nov 2008 | B2 |
7456646 | Hayden et al. | Nov 2008 | B2 |
7482823 | Gleason et al. | Jan 2009 | B2 |
7489149 | Gleason et al. | Feb 2009 | B2 |
7492175 | Smith et al. | Feb 2009 | B2 |
7495461 | Hayden et al. | Feb 2009 | B2 |
7498829 | Gleason et al. | Mar 2009 | B2 |
7501842 | Gleason et al. | Mar 2009 | B2 |
7504842 | Schwindt | Mar 2009 | B2 |
7514944 | Smith et al. | Apr 2009 | B2 |
7518387 | Gleason et al. | Apr 2009 | B2 |
7533462 | Gleason et al. | May 2009 | B2 |
7535247 | Andrews et al. | May 2009 | B2 |
7541821 | Gleason et al. | Jun 2009 | B2 |
7601039 | Eldridge et al. | Oct 2009 | B2 |
7609077 | Campbell et al. | Oct 2009 | B2 |
7619419 | Campbell | Nov 2009 | B2 |
7656172 | Andrews et al. | Feb 2010 | B2 |
7681312 | Gleason et al. | Mar 2010 | B2 |
7688097 | Hayden et al. | Mar 2010 | B2 |
7723999 | Strid et al. | May 2010 | B2 |
7750652 | Campbell | Jul 2010 | B2 |
7759953 | Strid et al. | Jul 2010 | B2 |
7761983 | Hayden et al. | Jul 2010 | B2 |
7761986 | Gleason et al. | Jul 2010 | B2 |
7764072 | Strid et al. | Jul 2010 | B2 |
7764075 | Miller | Jul 2010 | B2 |
7791361 | Karklin et al. | Sep 2010 | B2 |
7800001 | Hamada et al. | Sep 2010 | B2 |
7876114 | Campbell et al. | Jan 2011 | B2 |
7888957 | Smith et al. | Feb 2011 | B2 |
7893704 | Gleason et al. | Feb 2011 | B2 |
7898273 | Gleason et al. | Mar 2011 | B2 |
7898281 | Andrews et al. | Mar 2011 | B2 |
7934944 | Hamada et al. | May 2011 | B2 |
7934945 | Narita et al. | May 2011 | B2 |
7940069 | Andrews et al. | May 2011 | B2 |
8013623 | Burcham et al. | Sep 2011 | B2 |
8033838 | Eldridge et al. | Oct 2011 | B2 |
8202684 | Hamada et al. | Jun 2012 | B2 |
8373428 | Eldridge et al. | Feb 2013 | B2 |
8410806 | Smith | Apr 2013 | B2 |
8451017 | Gleason et al. | May 2013 | B2 |
9435855 | Lewinnek et al. | Sep 2016 | B2 |
9594114 | Sinsheimer | Mar 2017 | B2 |
20030122538 | Parrish et al. | Jul 2003 | A1 |
20050174137 | Devey | Aug 2005 | A1 |
20050223543 | Cohen et al. | Oct 2005 | A1 |
20060082358 | Conner | Apr 2006 | A1 |
20060124927 | Groves et al. | Jun 2006 | A1 |
20080061808 | Mok et al. | Mar 2008 | A1 |
20080100323 | Mayder | May 2008 | A1 |
20080265919 | Izadian | Oct 2008 | A1 |
20110080187 | Hotz | Apr 2011 | A1 |
20110095778 | Chou et al. | Apr 2011 | A1 |
20120017428 | Hsu et al. | Jan 2012 | A1 |
20120034820 | Lang et al. | Feb 2012 | A1 |
20120175612 | Ding et al. | Jul 2012 | A1 |
20140361798 | Johnson | Dec 2014 | A1 |
20150137848 | Lewinnek | May 2015 | A1 |
20150377946 | Sinsheimer | Dec 2015 | A1 |
20160018442 | Sinsheimer et al. | Jan 2016 | A1 |
Number | Date | Country |
---|---|---|
0298219 | Jan 1989 | EP |
0361779 | Apr 1990 | EP |
4757256 | Jul 1988 | VC |
1988005544 | Jul 1988 | WO |
2013134568 | Sep 2013 | WO |
2017091259 | Jun 2017 | WO |
Entry |
---|
International Search Report for PCT/US2019/028246, 3 pages (dated Aug. 9, 2019). |
Written Opinion for PCT/US2019/028246, 8 pages (dated Aug. 9, 2019). |
International Search Report and Written Opinion; PCT/US2014/063646; dated Jan. 28, 2015; 15 pp. |
“Reliant Switch High Repeatability”. DowKey.com, Data Sheet: retrieved on Feb. 3, 2015, http://www.dowkey.com/_news_attach_files/0/_plk121_1_Reliant_Switch_Datasheet.pdf. |
“New Product Release: Reliant Switch for better RF testing.” DowKey.com, copyright 2010, retrieved on Feb. 3, 2015, http://www.dowkey.com/news_details.php?id= 110. |
Ralston et al., “Liquid-Metal Vertical Interconnects for Flip Chip Assembly of GaAs C-Band Power Amplifiers Onto Micro-Rectangular Coaxial Transmission Lines”, IEEE Journal of Solid-State Circuits, vol. 47, No. 10 (Oct. 2012). |
Reid et al., “Micromachined Rectangular-Coaxial Transmission Lines”, IEEE Transactions on Microwave Theory and Techniques, vol. 54, No. 8 (Aug. 2006). |
West, et al., Principles of CMOS VLSI Design. A Systems Perspective, 2nd Ed., Chapter 8 (1993). |
Doane, D., “Foreword: Advancing MCM Technologies”, IEEE Transactions on Components, Packaging, and Manufacturing Technology Part B. Advanced Packaging, 17(1):1 (Feb. 1994). |
Russell, T., “Testing”, IEEE Transactions on Components, Packaging, Manufacturing Technology-Part B. Advanced Packaging, 17(1):2 (Feb. 1994). |
Davidson, E., “Design, Analysis, Applications”, IEEE Transactions on Components, Packaging, Manufacturing Technology-Part B. Advanced Packaging, 17(1):2 (Feb. 1994). |
Marshall et al., “CAD-Based Net Capacitance Testing of Unpopulated MCM Substrates”, IEEE Transactions on Components, Packaging, Manufacturing Technology-Part B. Advanced Packaging, 17(1):50-55 (Feb. 1994). |
Economikos et al., “Electrical Test of Multichip Substrates”, IEEE Transactions on Components, Packaging, Manufacturing Technology Part B. Advanced Packaging, 17(1):56-61 (Feb. 1994). |
Brunner et al., “Electron-Beam MCM Testing and Probing”, IEEE Transactions on Components, Packaging, Manufacturing Technology-Part B. Advanced Packaging (1994). |
Chong et al., “The Evolution of MCM Test from High Performance Bipolar Mainframe Multichip Modules to Low Cost Work Station Mulitchip Modules”, ICEMM Proceedings '93, pp. 404-410. |
Probe Technology, “Prober Interface Unit for HP83000 Model INT768” (at least before Apr. 22, 1997, the issue date of U.S. Pat. No. 5,623,213). |
PCT International Search Report and Written Opinion for PCT/US2015/036213 dated Sep. 25, 2015 (9 pp). |
Kister et al., “Test Cost Reduction Using the Membrane Probe”. Probe Technology, Santa Clara, CA (at least before Apr. 22, 1997, the issue date of U.S. Pat. No. 5,623,213). |
Fisher et al., “Reducing Test Costs for High-Speed and High Pin-Count Devices”. Probe Technology, Feb. 1992, Santa Clara, CA. |
Fresh Quest Corporation, “Fresh Quest Corporation Announces the Deliver of QC2TM Bare Die Carriers and QPCTM Probe Cards for the Production of Known Good Die”. Chandler, AZ (at least before Apr. 22, 1997, the issue date of U.S. Pat. No. 5,623,213). |
Fresh Quest Corporation, “Quest Pricing Guidelines” (at least before Apr. 22, 1997, the issue date of U.S. Pat. No. 5,623,213). |
Hewlett Packard. “High Speed Wafer Probing with the HP 83000 Model F660”, 1993, Germany. |
Hughes Aircraft Company, “Additional Technical Data for Hughes” Membrane Test Probe, 1993. |
Probe Technology, “Membrane Probe Card—The Concept” (at least before Apr. 22, 1997, the issue date of U.S. Pat. No. 5,623,213). |
Packard Hughes Interconnect, “Our New IC Membrane Test Probe. It's priced the Same, but It Costs Less.”, 1993, Irvine, CA. |
Packard Hughes Interconnect, “Science Over Art, Our New IC Membrane Test Probe”, 1993, Irvine, CA. |
Hughes, “Membrane Wafer Probe—The Future of the IC Test Industry” (at least before Apr. 22, 1997, the issue date of U.S. Pat. No. 5,623,213). |
Number | Date | Country | |
---|---|---|---|
20190377007 A1 | Dec 2019 | US |