Number | Name | Date | Kind |
---|---|---|---|
4471471 | DiMaria | Sep 1984 | |
4929988 | Yoshikawa | May 1990 | |
4990979 | Otto | Feb 1991 | |
5017977 | Richardson | May 1991 | |
5049956 | Yoshida et al. | Sep 1991 | |
5053842 | Kojima | Oct 1991 | |
5196722 | Bergendahl et al. | Mar 1993 |
Number | Date | Country |
---|---|---|
60-38881 | Feb 1985 | JPX |
61-131484 | Jun 1986 | JPX |
Entry |
---|
Terada et al. "High-Speed Page Mode Sensing Scheme for EEPROM's and Flash EEPROM's using Divided Bit Line Architecture", 1990 Symposium on VSLI Circuits IEEE, pp. 97-98, 1990. |
Yamauchi et al., "A 4M Bit NVRAM Technology Using a Novel Stacked Capacitor on Selectively Self-Aligned Flotox Cell Structure", IEDM, pp. 931-933, 1990. |