As telecommunications systems continue to evolve, the amount of bandwidth needed to carry an ever-increasing amount of data continues to increase. Many of these telecommunications systems rely on printed circuit boards and modules that are typically installed in a chassis, or other card cage, to perform various communication functions. As the bandwidths of these telecommunications systems increase, it is necessary to have the ability to carry larger bandwidths between the printed circuit board (PCB) modules within the chassis. Solutions in use today to achieve NRZ (non-return to zero) signal bandwidths of approximately 25 Giga-bits-per-second (Gbps) and higher generally require expensive connectors and low dielectric loss PCB materials. Bit rates beyond 25 Gbps generally require more complex transceivers capable of multi-level modulation to traverse backplane distances.
As an alternative architecture to the traditional PCB backplane, in some instances, twinaxial (“twinax”) cables may become the preferred interconnect, as twinax afford much lower dissipation factors than PCB materials. However, working with large amounts of twinaxial cable introduces new challenges. For instance, where high-density interconnect is required, the bulk of many cables makes tight bend radii difficult or impossible to achieve; and even where sheer bulk is not a constraint, too sharp a bend can compromise the transmission characteristics of the cable. Furthermore, working with many individual coaxial cables can be unwieldy. In certain instances, “ribbonizing” the twinaxial cables provides an advantage as shown by
The present disclosure can be better understood with reference to the following drawings. The elements of the drawings are not necessarily to scale relative to each other, emphasis instead being placed upon clearly illustrating the principles of the disclosure. Furthermore, like reference numerals designate corresponding parts throughout the several views.
The present disclosure generally pertains to systems and methods for interfacing connectors with one or more cables, such as a twinax ribbon cables. In one exemplary embodiment, a high-density, high-speed connector is connected to a tiered circuit board board, such as a printed circuit board (PCB), that serves as an interface between such connector and one or more cables. Edges of the tiered circuit board are offset in order to form steps on which conductive pads may be formed. Each set of pads on a given step may be electrically connected to one or more conductors of a ribbon cable, such as a twinax ribbon cable, or other types of cables. Thus, in one exemplary embodiment, each of a plurality of ribbon cables may be coupled to conductive pads on a respective step of the tiered circuit board such that a large number of conductors may be electrically interfaced with the tiered circuit board in a relatively small space. In addition, the ribbon cables may be coupled to the tiered circuit board in a manner that permits the ends of the ribbon cables to be substantially parallel to each other such that tight bends in the ribbon cables near the connector are not required, helping to preserve signal integrity and creating a more compact high-density interconnection.
As will be described in more detail below, the tiered circuit board 10 electrically connects the connector 12 to conductors 22 (e.g., wires) of the cables 15 so that signals may be transferred between the connector 12 and the conductors 22 through the tiered circuit board 10. In one embodiment, a cable 15 may be implemented as a ribbon cable, such as a twinax ribbon cable, having multiple conductors 22 that can be appropriately positioned in bulk for connection to an interface. In this regard, the conductors 22 are embedded within an insulative sheath 7 that electrically isolates the conductors 22 from each other. Ends of the conductors 22 are exposed so that they can be individually connected (e.g., soldered) to a respective pad, as will be described in more detail below, or other electrical interfaces.
Notably, the connector 12 may be interfaced with a mating connector module (not shown in
At least one end 25 of the tiered circuit board 10 has edges 28 that are offset to form a series of steps 33 in the tiered circuit board 10 as shown by
In one embodiment, the tiered circuit board 10 is implemented as a multilayered printed circuit board (PCB) having conductive traces formed on the layers for providing conductive paths for the propagation of electrical signals through the board 10, including between the layers of the board 10. The exemplary embodiment of
As shown by
Referring to
The arms 55 of each pin 42 (
As shown by
Formed on each layer 36-38 are conductive traces 66 that run from the conductive pads 63 to the walls 52 of vias 46. Specifically, each conductive pad 63 is electrically connected to a wall 52 of a respective via 46 by a conductive trace 66 that runs horizontally from the pad 63 through the board 10 to the via's wall 52. Thus, each conductor 22 may be electrically connected to a respective pin 42 of the connector 12 through a conductive pad 63, a trace 66, and a wall 52 of a via 46. Therefore, an electrical signal carried by a conductor 22 passes through the tiered circuit board 10 between the conductor 22 and a pin 42 of the connector 12. Notably, a conductive trace 66 may run between layers of the board 10. As an example, a conductive trace 66 may be formed on a top surface of the layer 37 and pass between the top surface of the layer 37 and a bottom surface of the layer 36 to reach a wall 52 of a via 46 such that a portion of the trace 66 is hidden from view in
As shown by
The tiered circuit board 10 may be used to electrically connect the conductors 22 with various types of devices. As an example, ribbon cables 15 may be used to form a flexible backplane in a telecommunication system, such as a packet optical transport system, and the tiered circuit board 10 may be used as the interface for the system's switch fabric line card or other devices. However, in other embodiments, the tiered circuit board 10 may be used as an interface between other types of devices.
In several exemplary embodiments described above, conductive pads 63 are formed on the surfaces of layers (e.g., steps) for electrically coupling the tiered circuit board to conductors 22 of one or more cables 15. In other embodiments, other types of electrical interfaces may be used to make an electrical coupling between at least one conductor 22 and the tiered circuit board 10. Such electrical interfaces may be positioned on the stepped surfaces, as described above for the conductive pads 63, so that the conductors 22 may be similarly positioned as shown herein. In yet other embodiments, other changes and modifications would be apparent to a person of ordinary skill upon reading this disclosure.
Number | Name | Date | Kind |
---|---|---|---|
4116516 | Griffin | Sep 1978 | A |
4674811 | Corwin | Jun 1987 | A |
4871608 | Kondo | Oct 1989 | A |
5088008 | Takeyama | Feb 1992 | A |
5219292 | Dickirson | Jun 1993 | A |
5562971 | Tsuru | Oct 1996 | A |
5578796 | Bhatt | Nov 1996 | A |
5766033 | Davis | Jun 1998 | A |
5858145 | Sreeram | Jan 1999 | A |
6050829 | Eldridge | Apr 2000 | A |
6281446 | Sakamoto | Aug 2001 | B1 |
6324067 | Nishiyama | Nov 2001 | B1 |
6479765 | Ramey | Nov 2002 | B2 |
6535397 | Clark et al. | Mar 2003 | B2 |
7280372 | Grundy et al. | Oct 2007 | B2 |
7281952 | Kinsley | Oct 2007 | B2 |
7381061 | Hung et al. | Jun 2008 | B2 |
7466021 | Fjelstad | Dec 2008 | B2 |
7646091 | Othieno et al. | Jan 2010 | B2 |
8475177 | Crofoot et al. | Jul 2013 | B2 |
8492655 | Gundel | Jul 2013 | B2 |
8696378 | Behziz | Apr 2014 | B2 |
8842688 | Vahdat et al. | Sep 2014 | B2 |
20020094705 | Driscoll et al. | Jul 2002 | A1 |
20050016764 | Echigo | Jan 2005 | A1 |
20060151198 | Bracaleone | Jul 2006 | A1 |
20090034218 | Hu | Feb 2009 | A1 |
20090038836 | Takahashi | Feb 2009 | A1 |
20090121336 | Kim | May 2009 | A1 |
20100159193 | Young | Jun 2010 | A1 |
20110147069 | Quackenbush | Jun 2011 | A1 |
20140291002 | Lin et al. | Oct 2014 | A1 |