"Automatic Synthesis and Technology Mapping of Combinational Logic" by R. A. Bergamaschi, IEEE 1988, pp. 466-469. |
"Timing Optimization on Mapped Circuits" by Yoshikawa et al., IEEE 28th ACM/IEEE Design Automation Conf., 1991, pp. 112-117. |
"Socrates: A System for Automatically Synthesizing and Optimizating Combinational Logic" by Gregory et al., IEEE 23rd Design Automation Conf., 1986, pp. 79-85. |
"MIS: A Multiple-Level Logic Optimization System" by Brayton et al., IEEE Trans. Computer-Aided Design, vol. CAD-6, No. 6, Nov. 1987, pp. 1062-1081. |