Claims
- 1. A method of testing a model of an integrated circuit, comprisingproviding a tester; sending a first pattern recognizable by said tester from said tester to said integrated circuit model; translating said first pattern to a second pattern recognizable by said integrated circuit model; and receiving said second pattern at said integrated circuit model; wherein said first pattern comprises a first bit and a second bit said first bit and said second bit having a first state and a second state.
- 2. A method of testing a model of an integrated circuit comprising:providing a tester; sending a first pattern recognizable by said tester from said tester to said integrated circuit model; translating said first pattern to a second pattern recognizable by said integrated circuit model; and receiving said second pattern at said integrated circuit model; wherein said second pattern has at least four unique states.
- 3. A method of testing a model of an integrated circuit, comprising:providing a tester; sending a first pattern recognizable by said tester from said tester to said integrated circuit model; translating said first pattern to a second pattern recognizable by said integrated circuit model; receiving said second pattern at said integrated circuit model; sending a third pattern recognizable by said integrated circuit model from said integrated circuit model to said tester; translating said third pattern td a fourth pattern recognizable by said tester; and receiving said fourth pattern at said tester.
- 4. A test system for an integrated circuit comprising:a model of said integrated circuit; a model of said tester, said tester model comprising: a first I/O port corresponding to a pin of said tester, said first I/O port coupled with an I/O pad of said integrated circuit model; and a second I/O port coupled with the integrated circuit model wherein information relating to a state of an internal state of said integrated circuit model and an internal state of said tester model is transferable between said integrated circuit model and said tester model through said second I/O port.
- 5. The test system of claim 4 wherein said internal state of said integrated circuit model is a state of an output enable line for said integrated circuit.
- 6. The test system of claim 4 wherein said tester model internal state reflects a state of an output enable line for said tester model.
- 7. A method of testing a model of an integrated circuit, comprising;providing a tester; sending a first pattern recognizable by said tester from said tester to said integrated circuit model; translating said first pattern to a second pattern recognizable by said integrated circuit model; receiving said second pattern at said integrated circuit model; and associating the first pattern with a particular TIC) pad of the integrated circuit according to a database of pin mappings.
- 8. The method of claim 7 further wherein the database contains pin mappings describing connections between I/O pads of the integrated circuit and pins of a first integrated circuit package and between the I/O pads and pins of a second integrated circuit package.
- 9. The method of claim 7 wherein the first pattern is a test waveform for testing an integrated circuit.
- 10. A method of testing a model of an integrated circuit, comprising:providing a tester; sending a first pattern recognizable by said tester from said tester to said integrated circuit model; translating said first pattern to a second pattern recognizable by said integrated circuit model; receiving said second pattern at said integrated circuit model; and associating the first pattern with a particular 110 pad of the integrated circuit according to a database of pin mappings using a multiplexer model.
- 11. The method of claim 10 further wherein the database contains pin mappings describing connections between I/O pads of the integrated circuit and pins of a first integrated circuit package and between the I/O pads and pins of a second integrated circuit package.
- 12. A test system for an integrated circuit, comprising:a model of an integrated circuit; a tester; means for transferring a first pattern recognizable by the tester to the integrated circuit; means for translating the first pattern to a second pattern recognizable by the integrated circuit; a first plurality of pins in the integrated circuit model; a second plurality of pins in the tester; and means for mapping the first plurality of pins to the second plurality of pins.
Parent Case Info
This application is a divisional of U.S. application Ser. No. 09/262,761, filed Mar. 4, 1999U.S. Pat, No. 6,247,155; which is a continuation of U.S. application Ser. No. 08/970,696, filed Nov. 14, 1997, now U.S. Pat. No. 5,909,450; which claims priority to U.S. Provisional Application No. 60/030,946, filed Nov. 15, 1996, the specifications of which are incorporated herein by reference for all purposes.
US Referenced Citations (7)
Number |
Name |
Date |
Kind |
4617479 |
Hartmann et al. |
Oct 1986 |
A |
4871930 |
Wong et al. |
Oct 1989 |
A |
5241224 |
Pedersen et al. |
Aug 1993 |
A |
5260611 |
Cliff et al. |
Nov 1993 |
A |
5311122 |
Fullerton et al. |
May 1994 |
A |
5371748 |
Saw et al. |
Dec 1994 |
A |
5923567 |
Simunic et al. |
Jul 1999 |
A |
Non-Patent Literature Citations (4)
Entry |
Caunegre et al., Achieving simulation-based test programs verification and fault simulation capabilities for mixed-signal system IEEE, pp. 469-477, 1995.* |
Xilinx Corp., “Xilinx Development Systems,” The Programmable Logic Data Book, Third Edition, pp. 7-1 to 7-38 (1994). |
Altera Corp., “MAX+PLUS II Programmable Logic Development System and Software,” in altera Data Book, pp. 531-547 (1996). |
Altera Corp., “EDA Software Support,” in Altera Data Book 1996, pp. 577-588 (1996). |
Provisional Applications (1)
|
Number |
Date |
Country |
|
60/030946 |
Nov 1996 |
US |
Continuations (1)
|
Number |
Date |
Country |
Parent |
08/970696 |
Nov 1997 |
US |
Child |
09/262761 |
|
US |