"An Effective on-chip preloading scheme to reduce data access penalty", Baer etal., IEEE publication, Nov., 1991. |
A. C. Klaiber et al., "An Architecture for Software-Controlled Data Prefetching", University of Washington, ACM, pp. 43-53, 1991. |
A. J. Smith, "Cache Memories", University of California, ACM Computing Surveys, vol. 14, No. 3, pp. 473-530, Sep. 1982. |
D. Callahan et al., "Software Prefetching", ACM, pp. 40-52, 1991. |
L. B. Arimilli et al., "A Method to Allow Instruction Cache Access during a Reload Sequence", Research Disclosure, No. 342, Oct. 1992, 1 page. |
P. G. Emma et al., "Early Prefetch Buffer", IBM Technical Disclosure Bulletin, vol. 34, No. 10B, Mar., 1992, pp. 63-64. |
P. G. Emma et al., "New Context Bit", IBM Technical Disclosure Bulletin, vol. 30, No. 2, Jul. 1987, 1 page. |
J. L Baer et al., "An Effective On-Chip Preloading Scheme To Reduce Data Access Penalty", University of Washington, ACM, pp. 176-186, 1991. |