To form a three dimensional integrated circuit (3DIC), features are formed on both sides of a semiconductor wafer. In order to form features on a reverse side of the semiconductor wafer, the semiconductor wafer is bonded to a carrier wafer. The carrier wafer permits handling of the semiconductor wafer without damaging the features formed on a front side of the semiconductor wafer. After forming the features on the reverse side, the carrier wafer is debonded from the semiconductor wafer. The debonding process leaves residual bonding material adhered to the front surface of the semiconductor wafer. The wafer is cleaned to remove the residual bonding material before the semiconductor wafer is diced and/or packaged.
The semiconductor wafer has a thickness ranging about 10 μm to about 350 μm. Thin semiconductor wafers require even support across the entire surface of the semiconductor wafer to avoid breaking or warping during transportation between the debonding and cleaning processes. A film frame is positioned to support the semiconductor wafer; however, the use of film frames increases production costs and still results in a significant number of broken or warped semiconductor wafers. The cleaning process for thin semiconductor wafers is performed manually to prevent the chemicals used during cleaning from penetrating between the film frame and the semiconductor wafer and damaging the features formed on the surface of the semiconductor wafer.
One or more embodiments are illustrated by way of example, and not by limitation, in the figures of the accompanying drawings, wherein elements having the same reference numeral designations represent like elements throughout. It is emphasized that, in accordance with standard practice in the industry various features may not be drawn to scale and are used for illustration purposes only. In fact, the dimensions of the various features in the drawings may be arbitrarily increased or reduced for clarity of discussion.
It is understood that the following disclosure provides many different embodiments, or examples, for implementing different features. Specific examples of components and arrangements are described below to simplify the present disclosure. These are, of course, merely examples and are not intended to be limiting.
Manually transporting wafer assemblies can result in an increase in wafer assembly breakage and warping due to human error. Wafer assembly breakage occurs when semiconductor wafer 102 is fractured. Automatic wafer handling module 202 removes the need for manual transportation of the wafer assembly thus increasing production yield and decreased production cost. In some embodiments, the automatic wafer handling module is a robotic arm. In some embodiments, automatic wafer handling module 202 includes multiple robotic arms. The robotic arm has a blade portion configured to support the semiconductor wafer 102 or wafer assembly 100. In some embodiments, the blade portion includes sensors to enhance the positioning of the blade portion with respect to semiconductor wafer 102 or wafer assembly 100 (
The blade portion does not need to evenly support the entire surface of the wafer assembly because semiconductor wafer 202 (
Automatic wafer handling module 202 loads wafer assembly 100 (
Automatic wafer handling module 202 removes semiconductor wafer 102 from wafer debonding module 204 following removal of the carrier wafer 104. Automatic wafer handling module 202 then transfers semiconductor wafer 102, shown in
After semiconductor wafer 102 is loaded into the cleaning module 206 or 208, semiconductor wafer 102 (
Wafer debonding and cleaning apparatus 200 includes a second cleaning module 208. The cleaning process requires more time than the wafer debonding process. By including second cleaning module 208, wafer debonding and cleaning apparatus 200 increases efficiency by eliminating a production bottleneck at the wafer cleaning process. Automatic wafer handling module 202 is equipped with a control system (not shown) to determine which cleaning module to use. The control system connects to cleaning modules 206 and 208 and to automatic wafer handling module 202 and determines whether either cleaning module is available to accept semiconductor wafer 102 (
In some embodiments, automatic wafer handling module 202 places a wafer assembly 100 or a semiconductor wafer 102 in one of storage units 210 when the wafer assembly 100 or the semiconductor wafer 102 is not in either debonding module 204 or cleaning modules 206 or 206. Storage units 210 include support arrangements designed to support a plurality of wafer assemblies 100 or semiconductor wafers 102. The spacing between wafer assemblies is sufficient to allow the automatic wafer handling module 202 to insert and remove wafer assemblies 200 or semiconductor wafers 102 without contacting adjacent wafer assemblies or semiconductor wafers to avoid damaging stored wafers.
In one embodiment, storage units 210 are stationary. In a wafer debonding and cleaning apparatus 200 which has stationary storage units 210, automatic wafer handling module 202 removes wafer assembly 100 or semiconductor wafer 102 from a first storage unit and loads the wafer assembly or semiconductor wafer into a module 204, 206 or 208. After completion of the process in module 204, 206 or 208 automatic wafer handling module 202 places wafer assembly 100 or semiconductor wafer 102 in a second storage unit 210 different from the first storage unit 210 in order to move the wafer assemblies or semiconductor wafers further along the processing line. For example, after automatic wafer handling module 202 removes wafer assembly 100 from first storage unit 210 and loads the wafer assembly into wafer debonding module 204. Automatic wafer handling module 202 then removes semiconductor wafer 102 from debonding module 204 and places the semiconductor wafer in a second storage unit 210 closer to cleaning module 206 or 208.
In another embodiment, storage units 210 are movable, e.g., front opening unified pods (FOUPs), and transfer wafer assemblies 100 or semiconductor wafers 102 in groups from a present location to a new location. The new location is either adjacent a different module in wafer debonding and cleaning apparatus 200 or to another apparatus, such as a dicing or packaging apparatus. In a wafer debonding and cleaning apparatus 200 which has movable storage units 210, automatic wafer handling module 202 removes a wafer assembly 100 or semiconductor wafer 102 from storage unit 210 and loads the wafer assembly or the semiconductor wafer into a module 204, 206 or 208 and returns the wafer assembly or the semiconductor wafer back to the same storage unit 210 following completion of the process in the module 204, 206 or 208. Storage unit 210 then moves the wafer to a new location.
In still another embodiment, automatic wafer handling module 202 includes a robotic arm associated with each module 204, 206 and 208 and storage units 210 are movable. Each robotic arm removes wafer assembly 100 or semiconductor wafer 102 from a storage unit 210 and loads the wafer assembly or the semiconductor wafer into the associated module 204, 206 or 208. After the module processing is completed, the associated robotic arm removes wafer assembly 100 or semiconductor wafer 102 from the module 204, 206 or 208 and stores the wafer assembly or the semiconductor wafer in the same storage unit 210. Movable storage units 210 transfer wafer assemblies 100 or semiconductor wafers 102 between locations near each module 204, 206 and 208, to allow robotic arms associated with each module 204, 206 or 208 to continue loading and removing wafer assemblies 100 or semiconductor wafers 102 without having to transfer the wafer assemblies or the semiconductor wafers between modules.
Wafer debonding and cleaning apparatus 200 includes a wafer scanner 212 for scanning a barcode attached to each semiconductor wafer 102 prior to processing. Wafer scanner 212 scans the barcode upon semiconductor wafer 102 entering the wafer debonding and cleaning apparatus 200. Wafer scanner 212 transmits the scanned barcode to a computer system to allow tracking of semiconductor wafers 102 throughout the production process. The ability to track semiconductor wafers 102 throughout the production process allows production errors to be located and corrected rapidly.
In step 406, automatic wafer handling module 202 loads wafer assembly 100 (
In step 408, wafer debonding module 204 debonds carrier wafer 104 from semiconductor wafer 102. Following the debonding process, semiconductor wafer 102 (
In an optional step 412, automatic wafer handling module 202 transfers the semiconductor wafer 102 to a storage unit 210. In step 414, automatic wafer handling module 202 loads the semiconductor wafer 102 (
In step 416, semiconductor wafer 102 is cleaned in wafer cleaning module 206 or 208, to produce semiconductor wafer 102 (
In step 420, semiconductor wafer 102 is sent to a packaging or dicing apparatus for further processing of the semiconductor wafer 102. If wafer debonding and cleaning apparatus 200 includes movable storage units 210, semiconductor wafer 102 is placed in the storage unit 210 and storage unit 210 is transferred to the packaging or dicing apparatus. If wafer debonding and cleaning apparatus 200 includes stationary storage units 210, semiconductor wafer 102 is placed on a conveyor, a separate movable storage unit or some other device for transporting semiconductor wafer 102 to the dicing and/or packaging device.
One aspect of the description relates to a wafer debonding and cleaning apparatus including an automatic wafer handling module, a wafer debonding module, and a wafer cleaning module, where the automatic wafer handling module loads a semiconductor wafer into the wafer debonding module and the wafer cleaning module. Another aspect of the description relates to a method of debonding and cleaning a wafer including loading a semiconductor wafer bonded to a carrier wafer into a wafer debonding module using an automatic wafer handling module, separating the semiconductor wafer from the carrier wafer, removing the semiconductor wafer from the wafer debonding module using the automatic wafer handling module, loading the semiconductor wafer into a wafer cleaning module using the automatic wafer handling module, cleaning a surface of the semiconductor wafer using the wafer cleaning module and removing the semiconductor wafer from the wafer cleaning module using the automatic wafer handling module.
The above description discloses exemplary steps, but they are not necessarily required to be performed in the order described. Steps can be added, replaced, changed in order, and/or eliminated as appropriate, in accordance with the spirit and scope of embodiment of the disclosure. Embodiments that combine different claims and/or different embodiments are within the scope of the disclosure and will be apparent to those skilled in the art after reviewing this disclosure.
Number | Name | Date | Kind |
---|---|---|---|
5391917 | Gilmour et al. | Feb 1995 | A |
5510298 | Redwine | Apr 1996 | A |
5767001 | Bertagnolli et al. | Jun 1998 | A |
5998292 | Black et al. | Dec 1999 | A |
6122566 | Nguyen et al. | Sep 2000 | A |
6184060 | Siniaguine | Feb 2001 | B1 |
6206441 | Wen et al. | Mar 2001 | B1 |
6322903 | Siniaguine et al. | Nov 2001 | B1 |
6342434 | Miyamoto et al. | Jan 2002 | B1 |
6448168 | Rao et al. | Sep 2002 | B1 |
6465892 | Suga | Oct 2002 | B1 |
6472293 | Suga | Oct 2002 | B1 |
6538333 | Kong | Mar 2003 | B2 |
6543988 | Hsiao et al. | Apr 2003 | B2 |
6599778 | Pogge et al. | Jul 2003 | B2 |
6639303 | Siniaguine | Oct 2003 | B2 |
6664129 | Siniaguine | Dec 2003 | B2 |
6693361 | Siniaguine et al. | Feb 2004 | B1 |
6740582 | Siniaguine | May 2004 | B2 |
6800930 | Jackson et al. | Oct 2004 | B2 |
6841883 | Farnworth et al. | Jan 2005 | B1 |
6882030 | Siniaguine | Apr 2005 | B2 |
6924551 | Rumer et al. | Aug 2005 | B2 |
6962867 | Jackson et al. | Nov 2005 | B2 |
6962872 | Chudzik et al. | Nov 2005 | B2 |
7030481 | Chudzik et al. | Apr 2006 | B2 |
7049170 | Savastiouk et al. | May 2006 | B2 |
7060601 | Savastiouk et al. | Jun 2006 | B2 |
7071546 | Fey et al. | Jul 2006 | B2 |
7100826 | Phan et al. | Sep 2006 | B1 |
7111149 | Eilert | Sep 2006 | B2 |
7122912 | Matsui | Oct 2006 | B2 |
7157787 | Kim et al. | Jan 2007 | B2 |
7193308 | Matsui | Mar 2007 | B2 |
7262495 | Chen et al. | Aug 2007 | B2 |
7297574 | Thomas et al. | Nov 2007 | B2 |
7335972 | Chanchani | Feb 2008 | B2 |
7355273 | Jackson et al. | Apr 2008 | B2 |
7364922 | Shimizu | Apr 2008 | B2 |
7935780 | Hong et al. | May 2011 | B2 |
20030008437 | Inoue et al. | Jan 2003 | A1 |
20040089421 | Komandur et al. | May 2004 | A1 |
20040197179 | Achkire et al. | Oct 2004 | A1 |
20050233547 | Noda et al. | Oct 2005 | A1 |
20080099149 | Codding et al. | May 2008 | A1 |
20090075217 | Brodsky | Mar 2009 | A1 |
20090314438 | Iwata et al. | Dec 2009 | A1 |
20100148353 | Kim et al. | Jun 2010 | A1 |
20100263794 | George et al. | Oct 2010 | A1 |
20100330788 | Yu et al. | Dec 2010 | A1 |
20110041764 | Webb et al. | Feb 2011 | A1 |
20110146901 | Hermanowski | Jun 2011 | A1 |
20120080150 | Riege et al. | Apr 2012 | A1 |
Number | Date | Country |
---|---|---|
2014-53465 | Mar 2014 | JP |
201039297 | Nov 2010 | TW |
201039298 | Nov 2010 | TW |
Entry |
---|
Brewer Science WaferBOND HT-10.10 Temporary Wafer Bonding Material brochure; Aug. 9, 2011. |
Office Action dated Feb. 20, 2014 from corresponding application No. TW 101112188. |
Office Action dated Apr. 22, 2016 and English translation from corresponding No. KR 102015-0097254. |
Number | Date | Country | |
---|---|---|---|
20130133688 A1 | May 2013 | US |