The present invention relates generally to sensors and more particularly to MEMS sensors utilized with electronics.
Packaging for microelectronics and MEMS are one of the most important production steps before bringing the product into the market. Various packaging technologies have been developed for integrated circuits and MEMS. Initial MEMS devices used the technologies developed by IC industry. On the other hand, advances in the MEMS technologies offer a tremendous contribution to microelectronic integration and packaging. Historically, all the newly introduced packaging technologies enabled lower footprint and lower cost. Chip scale packaging (CSP) is the latest development where the final footprint of the device is fundamentally determined by the active die itself.
CSP for ICS
The term chip scale package was first introduced in 1994. It is defined as a package that has an area which is no more than 1.2 times the area of the active die. CSPs offer many advantages such as smaller size, lesser weight, relatively easier assembly process, lower cost, improved electrical performance due to lower parasitics. Chip scale packaging combines the strengths of various packaging technologies. For example, it offers the size and performance advantage of bare die attachment and the reliability of encapsulated devices. The significant size and weight reduction makes the CSP ideal for use in portable devices like cell phones, laptops, pocket computers, and digital cameras.
Various CSP technologies have been developed by different companies. These can be grouped under four major categories according to CSP structure:
1. Rigid interposer type. The die is flip-chip attached to a rigid printed circuit board (PCB) fabricated using advanced technologies that can accommodate the pitch and clearance requirements of the die. The interposer translates the die pad pitch into a rather large interconnect pitch. Mini BGA (IBM), Small Form (LSI logic), Flip chip BGA (Sony) are some of the package names used by different companies.
2. Flexible interposer type. This type is very similar to the first type except the material used for the interposer. Common materials for the interposer are liquid-crystal polymer and polyimide. Some of the package names are chip on flex (GE), fine pitch BGA (Nec), F. GBA (Sharp).
3. Custom lead frame type. In this type, frame leads are directly attached to the die pads. Small outline non-lead (Fujitsu), Lead on chip (Hitachi), Bottom lead package (LG) are some of the package names introduced by various companies.
4. Wafer-level assembly type (Wafer Level Chip Scale Package) (WLCSP). This type of package is substantially or completely constructed before the wafers are sawed into dies. Obviously, packaging the ICs at the same IC manufacturing site has many economic advantages. It eliminates wafer probing tests since these can now be achieved at the part level. It reduces or eliminates the costs associated with individual packaging of the parts like shipping the wafer overseas for packaging. And finally, it provides manufacturers the complete control over IC production. The next section will discuss the WLCSP in more detail below.
Wafer Level Chip Scale Packaging for ICs
Wafer level Chip Scale Packaging is the latest packaging technology. This technology comes in a variety of types. There are basically four different Wafer Level Chip Scale Packaging technology classifications.
1. Redistribution layer and bump technology. This is the most widely used technology. In this technology, first the IC surface is repassivated by one or more layers of a photo patternable polymer such as BCB (benzocyclobutene). This later provides protection for the die from external environment. It also allows multiple metal traces for routing between the solder bumps and the IC pads. Next, the redistribution layer is defined through sputtered and evaporated metals followed by a lift-off process. This layer can also be defined by electroplating. Finally, solder bumps are formed using electroplating on a UBM stack on the redistribution layer.
2. Encapsulated copper post technology. This is very similar to the redistribution and bump technology except that the redistribution layer routes the connections from IC pads to copper posts defined by sputtering/etching or electroplating techniques. After defining the copper posts, the IC surface is encapsulated in low stress epoxy by transfer molding. The epoxy coating leaves the top portions of the copper posts exposed. Later, standard solder bumping process is applied to solder balls on top of these posts.
3. Encapsulated wire bond. Similar to the two previous techniques, a redistribution layer is used to increase the IO pitch to the desired level. Then, S-shaped gold wires are placed on the redistribution pads using a modified wire bonder. These wires are later soldered to the PCB during the assembly.
4. Encapsulated beam technology. The packaging process starts by attaching a glass plate to the IC by means of an adhesive layer such that the active surface of the CMOS faces the glass plate. The CMOS is diced into dies by using either chemical etching or mechanical cutting while the die is attached to the glass plate. Then, the second glass plate is attached on top by another adhesive layer, preferably epoxy, filling the dice channels. Wafer sawing the second plate and CMOS reveals the edges of the IC pads. The routes between these conducting edges and the solder balls that will be placed on the second plate are defined by metal sputtering, patterning and etching. In this approach, the solder balls are placed on the back side of the CMOS. This packaging method provides a clear view for the active CMOS surface where an image sensor or a light detector can be placed. With slight variations in the packaging process, solder balls can be placed on the top side of the CMOS.
Packaging for MEMS
Packing requirements for MEMS are much more complex than IC packaging requirements. For example, optical sensors require transparent packaging such that the package does not attenuate the optical signals. On the other hand, an acoustic sensor needs to be accessible from outside through a finely engineered opening that allows maximum transmission of sound waves while blocking dust and wind. MEMS inertial sensors require hermetic sealing. Therefore, packaging of MEMS devices reveals itself in many novel designs and techniques.
The simplest approach to package a MEMS device is to place the sensor in a housing and provide electrical connections through wire bonding between the leads of the housing and the MEMS die. The housing should protect the moving parts from environmental effect such as humidity and dust. Hermetical or non-hermetical packages can be used for these purposes. Typical housing materials are metal, plastic or ceramics. However, this approach results in relatively large footprints and these packages are not suitable for the consumer applications where reduction in size is very desirable. Moreover, for MEMS devices that require low pressure this approach is not practical.
Wafer Level packaging for MEMS
Above problems can be partially or completely solved by achieving some part of the packaging at the wafer level. Various techniques have been proposed for wafer level packaging of MEMS devices. For example, a silicon cap bonded at the wafer level has been used to provide triple-level polysilicon surface micromachined accelerometer. Low temperature glass frits have been used to achieve the bonding. The cap provides mechanical protection for the accelerometer such that the sensor can be later packaged in a conventional injection molded plastic package. VTI technologies from Finland use triple-stack anodic bonding for their commercial accelerometers. Three wafers are bonded together to form a hermetically sealed cavity at the center. The seismic mass is defined in the center wafer. Upper and lower wafers have a thin glass layer on their surfaces. The glass layers provide the anodic bonding. There are also other similar wafer level packaging technologies developed to companies such as ST, Bosch and ADI. But none of these achieves both packaging of MEMS and integration with CMOS electronics at the same time. The connections between the MEMS and CMOS are enabled through wire bonding. This results in increased cost. The most successful packaging and integration method for MEMS has been introduced by Nasiri et al. in U.S. Pat. Nos. 6,939,473 and 7,104,129 (hereinafter, the Nasiri-fabrication process). The Nasiri-fabrication process includes a special SOI wafer where recesses formed in the handle layer. The MEMS device is defined in the device layer using DRIE. Then, the SOI wafer with the device definition is bonded directly to the aluminum layer on the CMOS wafer, without addition of any other material layers on top of the aluminum. The bonding is performed at low temperature using eutectic metals. In one bonding step, the Nasiri-Fabrication provides for a wafer-scale integration, by making electrical interconnects between the MEMS and CMOS, and wafer-scale packaging by providing a fully hermetic sealing of the sensitive MEMS structures at the same time. The finished wafer then goes through yet another patented and proprietary pad opening step that uses a standard saving technique to remove unneeded MEMS silicon that covers electrical pads. Finished wafer are then tested on standard automated wafer probers. The subsequent packaging can readily be completed cost effectively in plastic packages at any industry standard contract assembly house, avoiding the need for more costly and customized ceramic and/or multichip packaging alternatives.
Although the Nasiri fabrication platform successfully addresses the most of the packaging needs of the consumer products, emerging applications and portable products are demanding further miniaturization of MEMS sensors. Portable electronic devices are getting smaller and more feature rich. This requires further size reductions for MEMS sensor ICs in height. The key requirement for portable electronics, especially for handsets, is a maximum of 1 mm device height which is difficult to achieve using plastic or ceramic packages for MEMS. In today's mobile handset market the trend is to provide high performance, low cost components with integration of functionality and small form factor. Wafer scale chip scale packaging provides smaller and very cost effective devices for these applications. Therefore, it is the technology of choice for handset market.
Wafer Level Chip Scale Packaging for MEMS
Wafer Level Chip Scale Packaging technologies can also be applied to the MEMS devices. For this purpose, various techniques have been developed. Shiv et al, in “Wafer Level Chip Scale Packaging for MEMS,” developed a cap wafer with micro vias and Au/Sn seal ring that will provide eutectic bond to the MEMS/CMOS wafer. The process starts with an SOI wafer. The cavity and the vias are defined in the device layer. Later the device layer is covered by a passivation layer (oxide). The seal ring and micro vias are coated by electroplated Au/Sn solder. The cap wafer is then soldered to the MEMS/CMOS wafer. The cap wafer is etched from the handle side to provide access to the micro vias. This opens the ends of the vias. The solder balls that are placed on the back side of the cap are connected to the open ends of the vias. This approach has some draw backs. The cavity in the cap wafer can not be too deep. This limits the use of this method mostly to the surface micromachined devices. Also the cap height can not be made too high since the solder balls need to be placed on this side. In addition, this technique does not address the stress issues due to the different thermal expansion coefficients of PCB and silicon.
At Philips, there has been development effort for Wafer Level Chip Scale Packaging for their RF-MEMS components. In this approach, the MEMS devices are capped by another thin silicon piece which has solder on it. However, the capping is not done at wafer level, rather chip-to-chip solder bonding is used. Later solder balls are placed on the MEMS wafer. Although, the solder bumping is done at the wafer level, this approach is not true wafer level chip scale packaging. Therefore, it results in increased manufacturing cost. Moreover, the cap and the solder balls are on the same side of the wafer. This imposes limits on the solder size and cap size.
Fraunhofer IZM has also developed a Wafer Level Chip Scale Packaging technology. First, the cavities are defined on the cap wafer. Then seal rings are defined by depositing solder on the wafer. The cap wafer and the MEMS/CMOS wafer are aligned together under an IR aligner. The sandwiched wafer is brought into a reflow oven for soldering. After the soldering, back side grinding is performed to reduce total package height. The pads on the MEMS/CMOS wafer are exposed either by a pre-structured cap wafer or controlled dicing of the cap wafer without damaging the MEMS/CMOS wafer. The connections between the device pads and the solder balls are achieved by wire bonding from the pads to the top of the cap. Later, the wire bonds are covered with a liquid encapsulant and the dies are singulated using a wafer saw. Although this technology uses mature techniques, it has some drawbacks. For example, wire bonding limits the minimum distance between the dies resulting in increased footprint. Moreover, it is suitable only in surface micromachined devices.
Shellcase uses WLCSP for ICs as well as optic components. Their packaging technology is also suitable for MEMS devices. In this approach, first cavities are defined in SU8 layer deposited on a packaging substrate. The channels between the SU8 cavities are filled with epoxy. These epoxy filled channels are aligned over the MEMS/CMOS pads and the two substrates are brought together under pressure. After the epoxy is cured, the MEMS/CMOS wafer is etched from the back side, until the device pads are exposed. At the end of this step, the MEMS/CMOS dies are also singulated. A second packaging substrate is glued on the back side of the CMOS. The second substrate and the MEMS/CMOS die are then sawed by a wafer saw such that the edges of the pads are exposed close to the bottom of the cavities. Later, metal deposition makes contacts between these edges and the solder balls on the top of the second substrate. The major drawback of this approach is that it cannot provide a true hermetic seal for MEMS. Moreover, it is only applicable for surface micromachined devices.
None of the above technologies can address the wafer level chip size packaging need for bulk micromachined integrated MEMS with electronics while keeping the size small at reduced cost. The present invention addresses such as need.
In a method and system in accordance with the present invention, solder balls are added on top of vertically integrated MEMS with CMOS by using wafer scale fabrication compatible with existing chip scale packaging capabilities. In the present invention, both the MEMS and the CMOS dies are fabricated in equal dimensions. On the MEMS level, silicon islands are defined by DRIE etching to be bonded on top of CMOS pads. These conducting silicon islands later provide electrical connections between the CMOS pads and the conducting traces that lead to solder balls on top. Getting the electrical connections to the MEMS level from CMOS level eliminates the need for tab removal which is required for exposing pads. The key ideas differentiating this patent from the previous Wafer Level Chip Scale Packaging methods are summarized below:
1. Using conducting silicon islands over CMOS pads to provide electrical connections on the MEMS level. This simplifies the fabrication process.
2. The epoxy filling around the silicon islands over the CMOS pads. This enables further ruggedness to the fabricated devices.
3. Achieving true hermetic sealing during the wafer level packaging for MEMS.
4. The final device size is truly determined by the CMOS size.
5. Completely compatible with existing fabrication techniques and make use of minimum allowable dicing street dimensions.
The present invention relates generally to sensors and more particularly to MEMS sensors utilized with electronics. The following description is presented to enable one of ordinary skill in the art to make and use the invention and is provided in the context of a patent application and its requirements. Various modifications to the preferred embodiment and the generic principles and features described herein will be readily apparent to those skilled in the art. Thus, the present invention is not intended to be limited to the embodiment shown but is to be accorded the widest scope consistent with the principles and features described herein.
The following describes the fabrication process for Wafer Level Chip Scale Packaging for Nasiri fabrication platform.
Step 1. Wafer thinning. The chip scale fabrication process starts with wafer thinning as shown in
Step 2. Aluminum deposition (optional).
The top view of the structure is depicted in
Step 3. DRIE etching.
Step 4. Aluminum deposition.
Step 5. Aluminum patterning. Following the deposition, the aluminum layer 302 is patterned typically by conventional photolithographic techniques to remove it from the silicon on pads 108 (
Step 6. Oxide etching.
Step 7. Epoxy deposition. The next step in the fabrication is the epoxy deposition 402 (
Step 8. Glass layer bonding. After pre-curing, a layer of glass plate 406, preferably 100 microns thick, is bonded over epoxy 402 leaving 10 to 20 micron thick epoxy 402 between the MEMS cover 102 and the glass plate 406 (
Step 9. Polymer deposition and patterning. In the next step, as shown in
Step 10. Wafer sawing to form a notch.
Step 11. Aluminum deposition. The second aluminum deposition 410 (
Step 12. Aluminum patterning. For non-ground pads, the patterned aluminum enables the connections between the solder balls and silicon on pads 108 (
Step 13.
Step 14.
Step 15. Solder mask patterning. Solder mask 414 is later patterned (
Step 16.
Step 17. Wafer sawing to singulate the devices.
There are variations of the structure and the fabrication process described above.
1. One variation is that the first aluminum can be deposited before the DRIE step. In this case, only the top surface of the MEMS cover will be shielded. The ground connection to this shield can be picked up along the short edge of the die. A shallow wafer sawing of epoxy reveals the edge of the aluminum shield. In this case, this wafer sawing should be performed before the second aluminum deposition. The second aluminum deposition makes a connection to the shield along the edge and routes the ground connection to the solder ball reserved for ground. Alternatively, the oxide on the ground pad can be removed by using an additional oxide mask. This allows depositing the first aluminum directly on the ground pad.
2. In another variation, one may place silicon pieces (or plates) extended between the silicon on pads 108 as shown in
Features
The MEMS package has several features that may be included therein. They are listed below. The third substrate may be silicon, glass or quartz. The bond between the second substrate and the CMOS substrate may be a eutectic Al/Ge bond between Ge and on the stand offs and Al on the CMOS.
The bond between the second substrate and the CMOS substrate may be a soldering between Au/Sn on stand offs and CMOS where the pads are coated Cu, Ti/Cu, Au, TI/Au, Cr/Au, Ni, or Cr/Ni.
The third substrate may have an aluminum shield on top and on side edges to prevent EMI coupling and to reduce parasitic coupling. The third substrate may have an aluminum shield only on top to prevent EMI coupling and to reduce parasitics. The fourth substrate may have an aluminum shield on top under the solder balls and on the edge surfaces to prevent EMI coupling. There may be grounded silicon isolation between interconnects. The edge surfaces may be designed in an angle to facilitate easy fabrication and deposition of the interconnects and lithography.
The MEMS package may include aluminum, copper, doped poly silicon, or any other conducting material. The MEMS package may include an isolation layer between the fourth substrate and the third substrate made of epoxy, BCB, polyimide, or solder mask. The MEMS package may include an isolation layer between the fourth substrate and the top conducting layer made of epoxy, BCB, polyimide, or solder mask. The MEMS package may be compatible with creating hermetically seal for the MEMS. The MEMS package may be compatible with wafer scale packaging.
The third substrate may be thinned down to 150 micro-meters. The fourth substrate may be nominally 100 micro-meters. The MEMS package may have a cover thinned down to 150 micrometers. The first substrate may be thinned down to 250 micro-meters. The MEMS package may include conducting traces between the solder balls and the conducting bond material on the silicon interconnect standoffs.
Although the present invention has been described in accordance with the embodiments shown, one of ordinary skill in the art will readily recognize that there could be variations to the embodiments and those variations would be within the spirit and scope of the present invention. Accordingly, many modifications may be made by one of ordinary skill in the art without departing from the spirit and scope of the appended claims.
Number | Name | Date | Kind |
---|---|---|---|
4303978 | Shaw et al. | Dec 1981 | A |
4510802 | Peters | Apr 1985 | A |
4601206 | Watson | Jul 1986 | A |
4736629 | Cole | Apr 1988 | A |
4783742 | Peters | Nov 1988 | A |
4841773 | Stewart | Jun 1989 | A |
5251484 | Mastache | Oct 1993 | A |
5313835 | Dunn | May 1994 | A |
5349858 | Yagi et al. | Sep 1994 | A |
5359893 | Dunn | Nov 1994 | A |
5367631 | Levy | Nov 1994 | A |
5415040 | Nottmeyer | May 1995 | A |
5433110 | Gertz et al. | Jul 1995 | A |
5440326 | Quinn | Aug 1995 | A |
5444639 | White | Aug 1995 | A |
5511419 | Dunn | Apr 1996 | A |
5541860 | Takei et al. | Jul 1996 | A |
5574221 | Park et al. | Nov 1996 | A |
5629988 | Burt et al. | May 1997 | A |
5635638 | Geen | Jun 1997 | A |
5635639 | Greiff et al. | Jun 1997 | A |
5698784 | Hotelling | Dec 1997 | A |
5703293 | Zabler et al. | Dec 1997 | A |
5703623 | Hall et al. | Dec 1997 | A |
5734373 | Rosenberg et al. | Mar 1998 | A |
5780740 | Lee et al. | Jul 1998 | A |
5825350 | Case, Jr. | Oct 1998 | A |
5895850 | Buestgens | Apr 1999 | A |
5898421 | Quinn | Apr 1999 | A |
5955668 | Hsu et al. | Sep 1999 | A |
5992233 | Clark | Nov 1999 | A |
5996409 | Funk et al. | Dec 1999 | A |
6067858 | Clark et al. | May 2000 | A |
6122961 | Geen et al. | Sep 2000 | A |
6134961 | Touge et al. | Oct 2000 | A |
6158280 | Nonomura | Dec 2000 | A |
6168965 | Malinovich et al. | Jan 2001 | B1 |
6189381 | Huang et al. | Feb 2001 | B1 |
6192756 | Kikuchi et al. | Feb 2001 | B1 |
6230564 | Matsunaga et al. | May 2001 | B1 |
6250156 | Seshia et al. | Jun 2001 | B1 |
6250157 | Touge | Jun 2001 | B1 |
6269254 | Mathis | Jul 2001 | B1 |
6279043 | Hayward et al. | Aug 2001 | B1 |
6292170 | Chang et al. | Sep 2001 | B1 |
6343349 | Braun et al. | Jan 2002 | B1 |
6370937 | Hsu | Apr 2002 | B2 |
6374255 | Peurach et al. | Apr 2002 | B1 |
6386033 | Negoro | May 2002 | B1 |
6391673 | Ha et al. | May 2002 | B1 |
6393914 | Zarabadi et al. | May 2002 | B1 |
6424356 | Chang et al. | Jul 2002 | B2 |
6429895 | Onuki | Aug 2002 | B1 |
6430998 | Kawai et al. | Aug 2002 | B2 |
6480320 | Nasiri | Nov 2002 | B2 |
6481283 | Cardarelli | Nov 2002 | B1 |
6481284 | Geen et al. | Nov 2002 | B2 |
6481285 | Shkel et al. | Nov 2002 | B1 |
6487369 | Sato | Nov 2002 | B1 |
6487908 | Geen et al. | Dec 2002 | B2 |
6494096 | Sakai et al. | Dec 2002 | B2 |
6508122 | McCall et al. | Jan 2003 | B1 |
6508125 | Otani | Jan 2003 | B2 |
6513380 | Reeds, III et al. | Feb 2003 | B2 |
6520017 | Schoefthaler et al. | Feb 2003 | B1 |
6533947 | Nasiri et al. | Mar 2003 | B2 |
6573883 | Bartlett | Jun 2003 | B1 |
6636521 | Guillianelli | Oct 2003 | B1 |
6646289 | Badehi | Nov 2003 | B1 |
6647352 | Horton | Nov 2003 | B1 |
6668614 | Itakura | Dec 2003 | B2 |
6720994 | Grottodden et al. | Apr 2004 | B1 |
6725719 | Cardarelli | Apr 2004 | B2 |
6729176 | Begin | May 2004 | B2 |
6758093 | Tang et al. | Jul 2004 | B2 |
6794272 | Turner et al. | Sep 2004 | B2 |
6796178 | Jeong et al. | Sep 2004 | B2 |
6823733 | Ichinose | Nov 2004 | B2 |
6834249 | Orchard | Dec 2004 | B2 |
6843127 | Chiou | Jan 2005 | B1 |
6845669 | Acar et al. | Jan 2005 | B2 |
6848304 | Geen | Feb 2005 | B2 |
6859751 | Cardarelli | Feb 2005 | B2 |
6860150 | Cho | Mar 2005 | B2 |
6892575 | Nasiri et al. | May 2005 | B2 |
6915693 | Kim et al. | Jul 2005 | B2 |
6918297 | MacGugan | Jul 2005 | B2 |
6918298 | Park | Jul 2005 | B2 |
6938484 | Najafi et al. | Sep 2005 | B2 |
6939473 | Nasiri et al. | Sep 2005 | B2 |
6952965 | Kang et al. | Oct 2005 | B2 |
6955086 | Yoshikawa et al. | Oct 2005 | B2 |
6963345 | Boyd et al. | Nov 2005 | B2 |
6972480 | Zilber et al. | Dec 2005 | B2 |
6981416 | Chen et al. | Jan 2006 | B2 |
7004025 | Tamura | Feb 2006 | B2 |
7028546 | Hoshal | Apr 2006 | B2 |
7028547 | Shiratori et al. | Apr 2006 | B2 |
7036372 | Chojnacki et al. | May 2006 | B2 |
7040163 | Shcheglov et al. | May 2006 | B2 |
7040922 | Harney et al. | May 2006 | B2 |
7043985 | Ayazi et al. | May 2006 | B2 |
7057645 | Hara et al. | Jun 2006 | B1 |
7077007 | Rich et al. | Jul 2006 | B2 |
7093487 | Mochida | Aug 2006 | B2 |
7104129 | Nasiri et al. | Sep 2006 | B2 |
7121141 | McNeil | Oct 2006 | B2 |
7154477 | Hotelling et al. | Dec 2006 | B1 |
7155975 | Mitani et al. | Jan 2007 | B2 |
7158118 | Liberty | Jan 2007 | B2 |
7159442 | Jean | Jan 2007 | B1 |
7168317 | Chen | Jan 2007 | B2 |
7180500 | Marvit et al. | Feb 2007 | B2 |
7196404 | Schirmer et al. | Mar 2007 | B2 |
7210351 | Lo et al. | May 2007 | B2 |
7222533 | Mao et al. | May 2007 | B2 |
7236156 | Liberty et al. | Jun 2007 | B2 |
7237437 | Fedora | Jul 2007 | B1 |
7239301 | Liberty et al. | Jul 2007 | B2 |
7240552 | Acar et al. | Jul 2007 | B2 |
7243561 | Ishigami et al. | Jul 2007 | B2 |
7247246 | Nasiri et al. | Jul 2007 | B2 |
7250112 | Nasiri et al. | Jul 2007 | B2 |
7258008 | Durante et al. | Aug 2007 | B2 |
7258011 | Nasiri et al. | Aug 2007 | B2 |
7260789 | Hunleth et al. | Aug 2007 | B2 |
7262760 | Liberty | Aug 2007 | B2 |
7284430 | Acar et al. | Oct 2007 | B2 |
7289898 | Hong et al. | Oct 2007 | B2 |
7290435 | Seeger et al. | Nov 2007 | B2 |
7299695 | Tanaka et al. | Nov 2007 | B2 |
7325454 | Saito et al. | Feb 2008 | B2 |
7331212 | Manlove et al. | Feb 2008 | B2 |
7333087 | Soh et al. | Feb 2008 | B2 |
7352567 | Hotelling et al. | Apr 2008 | B2 |
7377167 | Acar et al. | May 2008 | B2 |
7386806 | Wroblewski | Jun 2008 | B2 |
7395181 | Foxlin | Jul 2008 | B2 |
7414611 | Liberty | Aug 2008 | B2 |
7424213 | Imada | Sep 2008 | B2 |
7437931 | Dwyer et al. | Oct 2008 | B2 |
7442570 | Nasiri et al. | Oct 2008 | B2 |
7454971 | Blomqvist | Nov 2008 | B2 |
7458263 | Nasiri et al. | Dec 2008 | B2 |
7508384 | Zhang et al. | Mar 2009 | B2 |
7522947 | Tsuda | Apr 2009 | B2 |
7533569 | Sheynblat | May 2009 | B2 |
7549335 | Inoue et al. | Jun 2009 | B2 |
7552636 | Datskos | Jun 2009 | B2 |
7617728 | Cardarelli | Nov 2009 | B2 |
7621183 | Seeger et al. | Nov 2009 | B2 |
7637155 | Delevoye | Dec 2009 | B2 |
7677099 | Nasiri et al. | Mar 2010 | B2 |
7677100 | Konaka | Mar 2010 | B2 |
7688306 | Wehrenberg et al. | Mar 2010 | B2 |
7732302 | Yazdi | Jun 2010 | B2 |
7765869 | Sung et al. | Aug 2010 | B2 |
7779689 | Li et al. | Aug 2010 | B2 |
7783392 | Oikawa | Aug 2010 | B2 |
7784344 | Pavelescu et al. | Aug 2010 | B2 |
7795074 | Shao et al. | Sep 2010 | B2 |
7814791 | Andersson et al. | Oct 2010 | B2 |
7814792 | Tateyama et al. | Oct 2010 | B2 |
7886597 | Uchiyama et al. | Feb 2011 | B2 |
7907838 | Nasiri et al. | Mar 2011 | B2 |
7970586 | Kahn et al. | Jun 2011 | B1 |
8018435 | Orchard et al. | Sep 2011 | B2 |
8020441 | Seeger | Sep 2011 | B2 |
8141424 | Seeger et al. | Mar 2012 | B2 |
8230740 | Katsuki et al. | Jul 2012 | B2 |
20020027296 | Badehi | Mar 2002 | A1 |
20020189351 | Reeds et al. | Dec 2002 | A1 |
20030159511 | Zarabadi et al. | Aug 2003 | A1 |
20030209789 | Hanson et al. | Nov 2003 | A1 |
20040016995 | Kuo et al. | Jan 2004 | A1 |
20040066981 | Li et al. | Apr 2004 | A1 |
20040160525 | Kingetsu et al. | Aug 2004 | A1 |
20040179108 | Sorek et al. | Sep 2004 | A1 |
20050066728 | Chojnacki | Mar 2005 | A1 |
20050081633 | Nasiri et al. | Apr 2005 | A1 |
20050110778 | Ayed | May 2005 | A1 |
20050170656 | Nasiri et al. | Aug 2005 | A1 |
20050212751 | Marvit et al. | Sep 2005 | A1 |
20060017837 | Sorek et al. | Jan 2006 | A1 |
20060032308 | Acar et al. | Feb 2006 | A1 |
20060033823 | Okamura | Feb 2006 | A1 |
20060061545 | Hughes et al. | Mar 2006 | A1 |
20060074558 | Williamson et al. | Apr 2006 | A1 |
20060115297 | Nakamaru | Jun 2006 | A1 |
20060119710 | Ben-Ezra et al. | Jun 2006 | A1 |
20060139327 | Dawson et al. | Jun 2006 | A1 |
20060164382 | Kulas et al. | Jul 2006 | A1 |
20060164385 | Smith et al. | Jul 2006 | A1 |
20060185502 | Nishitani et al. | Aug 2006 | A1 |
20060187308 | Lim et al. | Aug 2006 | A1 |
20060208326 | Nasiri et al. | Sep 2006 | A1 |
20060251410 | Trutna, Jr. | Nov 2006 | A1 |
20060256074 | Krum et al. | Nov 2006 | A1 |
20070035630 | Lindenstruth et al. | Feb 2007 | A1 |
20070055468 | Pylvanainen | Mar 2007 | A1 |
20070063985 | Yamazaki et al. | Mar 2007 | A1 |
20070113207 | Gritton | May 2007 | A1 |
20070123282 | Levinson | May 2007 | A1 |
20070146325 | Poston et al. | Jun 2007 | A1 |
20070167199 | Kang | Jul 2007 | A1 |
20070176898 | Suh | Aug 2007 | A1 |
20070219744 | Kolen | Sep 2007 | A1 |
20070239399 | Sheynblat et al. | Oct 2007 | A1 |
20070277112 | Rossler et al. | Nov 2007 | A1 |
20080009348 | Zalewski et al. | Jan 2008 | A1 |
20080088602 | Hotelling | Apr 2008 | A1 |
20080098315 | Chou et al. | Apr 2008 | A1 |
20080134784 | Jeng et al. | Jun 2008 | A1 |
20080158154 | Liberty et al. | Jul 2008 | A1 |
20080204566 | Yamazaki et al. | Aug 2008 | A1 |
20080314147 | Nasiri et al. | Dec 2008 | A1 |
20090005975 | Forstall et al. | Jan 2009 | A1 |
20090005986 | Soehren | Jan 2009 | A1 |
20090007661 | Nasiri et al. | Jan 2009 | A1 |
20090043504 | Bandyopadhyay et al. | Feb 2009 | A1 |
20090088204 | Culbert et al. | Apr 2009 | A1 |
20090282917 | Acar | Nov 2009 | A1 |
20090326851 | Tanenhaus | Dec 2009 | A1 |
20100013814 | Jarczyk | Jan 2010 | A1 |
20110101474 | Funk | May 2011 | A1 |
Number | Date | Country |
---|---|---|
0429391 | Aug 1995 | EP |
2428802 | Feb 2007 | GB |
06-291725 | Oct 1994 | JP |
2001-174283 | Jun 2001 | JP |
2004-517306 | Jun 2004 | JP |
2005-233701 | Sep 2005 | JP |
2005-283428 | Oct 2005 | JP |
2005-345473 | Dec 2005 | JP |
2006-275660 | Oct 2006 | JP |
2007-173641 | Jul 2007 | JP |
2008-003182 | Jan 2008 | JP |
2008-520985 | Jun 2008 | JP |
WO 20061043890 | Apr 2006 | WO |
WO 20081026357 | Mar 2008 | WO |
WO 20091016607 | Feb 2009 | WO |
Entry |
---|
Oboe, R., Lasalandra, E., White, M. M. MEMS-based Accelerometers and their Application to Vibration Suppression in Hard Disk Drives. MEMS/NEMS Handbook Techniques and Applications vol. 4, Springer 2006, pp. 1-29 see pp. 7-22. |
Singh, Amit, “The Apple Motion Sensor as a Human Interface Device,” www.kernelthread.com, 1994-2006. |
Cho, et al., Dynamics of Tilt-based Browsing on Mobile Devices. CHI 2007, Apr. 28-May 3, 2007, San Jose, California, USA., pp. 1947-1952. |
Roberto Oboe, et al., “MEMS—based Accelerometers and their Application to Vibration Suppression in Hard Dish Drives,” MEMS/NEMS Handbook Techniques and Application, vol. 4, Springer 2006, pp. 7-22, Dec. 31, 2006. |
Liu Jun, et al., “Study on Single Chip Integration Accelerometer Gyroscope,” Journal of Test and Measurement Technology, vol. 17, Issue 2, pp. 157-158, Dec. 31, 2003. |