INMOS Corporation

Organization

Colorado Springs, CO, US

Organizations

Please log in for detailed analytics

Patents Grantslast 30 patents

Information Patent Grant
Transition metal clad interconnect for integrated circuits
- Patent number 4,980,752
- Issue date Dec 25, 1990
- INMOS Corporation
- Robert E. Jones
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Grant
Metallic fuse with optically absorptive layer
- Patent number 4,935,801
- Issue date Jun 19, 1990
- INMOS Corporation
- Paul J. McClure
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Grant
Non-destructive energy beam activated conductive links
- Patent number 4,835,118
- Issue date May 30, 1989
- INMOS Corporation
- Robert E. Jones
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Grant
Metallic fuse with optically absorptive layer
- Patent number 4,826,785
- Issue date May 2, 1989
- INMOS Corporation
- Paul J. McClure
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Grant
Fast method of measuring phosphorous concentration in PSG and BPSG...
- Patent number 4,791,296
- Issue date Dec 13, 1988
- INMOS Corporation
- Ronald A. Carpio
- G01 - MEASURING TESTING
Information Patent Grant
Bit line and column circuitry used in a semiconductor memory
- Patent number 4,791,613
- Issue date Dec 13, 1988
- INMOS Corporation
- Kim C. Hardee
- G11 - INFORMATION STORAGE
Information Patent Grant
Semiconductor contact silicide/nitride process with control for sil...
- Patent number 4,784,973
- Issue date Nov 15, 1988
- INMOS Corporation
- E. Henry Stevens
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Grant
Current sensing differential amplifier
- Patent number 4,766,333
- Issue date Aug 23, 1988
- INMOS Corporation
- Kenneth J. Mobley
- G11 - INFORMATION STORAGE
Information Patent Grant
Folded bit line-shared sense amplifiers
- Patent number RE32682
- Issue date May 31, 1988
- INMOS Corporation
- Sargent S. Eaton
- 365 - Static information storage and retrieval
Information Patent Grant
Source follower CMOS input buffer
- Patent number 4,698,526
- Issue date Oct 6, 1987
- INMOS Corporation
- James D. Allan
- H03 - BASIC ELECTRONIC CIRCUITRY
Information Patent Grant
Method and apparatus for locating soft cells in a ram
- Patent number 4,680,762
- Issue date Jul 14, 1987
- Inmos Corporation
- Kim C. Hardee
- G11 - INFORMATION STORAGE
Information Patent Grant
Resistor with low thermal activation energy
- Patent number 4,679,170
- Issue date Jul 7, 1987
- INMOS Corporation
- Ronald R. Bourassa
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Grant
Multistage decoding
- Patent number 4,660,178
- Issue date Apr 21, 1987
- INMOS Corporation
- Kim C. Hardee
- G11 - INFORMATION STORAGE
Information Patent Grant
Polysilicon resistor with low thermal activation energy
- Patent number 4,658,378
- Issue date Apr 14, 1987
- INMOS Corporation
- Ronald R. Bourassa
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Grant
Dram current control technique
- Patent number 4,656,612
- Issue date Apr 7, 1987
- INMOS Corporation
- James D. Allan
- G11 - INFORMATION STORAGE
Information Patent Grant
Process for fabricating polysilicon resistor in polycide line
- Patent number 4,604,789
- Issue date Aug 12, 1986
- INMOS Corporation
- Ronald R. Bourassa
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Grant
Method for fabricating integrated circuits with polysilicon resistors
- Patent number 4,592,128
- Issue date Jun 3, 1986
- INMOS Corporation
- Ronald R. Bourassa
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Grant
CMOS substrate bias generator having only P channel transistors in...
- Patent number 4,581,546
- Issue date Apr 8, 1986
- INMOS Corporation
- James D. Allan
- G05 - CONTROLLING REGULATING
Information Patent Grant
Thick oxide field-shield CMOS process
- Patent number 4,570,331
- Issue date Feb 18, 1986
- INMOS Corporation
- S. Sheffield Eaton
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Grant
Method and apparatus of reducing latch-up susceptibility in CMOS in...
- Patent number 4,571,505
- Issue date Feb 18, 1986
- INMOS Corporation
- Sargent S. Eaton
- G05 - CONTROLLING REGULATING
Information Patent Grant
Low power I/O scheme for semiconductor memories
- Patent number 4,570,243
- Issue date Feb 11, 1986
- INMOS Corporation
- Rahul Sud
- G11 - INFORMATION STORAGE
Information Patent Grant
Bootstrap driver for a static RAM
- Patent number 4,570,244
- Issue date Feb 11, 1986
- INMOS Corporation
- Rahul Sud
- G11 - INFORMATION STORAGE
Information Patent Grant
Method of making polysilicon resistors with a low thermal activatio...
- Patent number 4,560,419
- Issue date Dec 24, 1985
- INMOS Corporation
- Ronald R. Bourassa
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Grant
Bootstrap driver circuits for an MOS memory
- Patent number 4,500,799
- Issue date Feb 19, 1985
- INMOS Corporation
- Rahul Sud
- G11 - INFORMATION STORAGE
Information Patent Grant
Bit line precharging and equilibrating circuit
- Patent number 4,494,221
- Issue date Jan 15, 1985
- INMOS Corporation
- Kim C. Hardee
- G11 - INFORMATION STORAGE
Information Patent Grant
Zero drain overlap and self aligned contact method for MOS devices
- Patent number 4,486,943
- Issue date Dec 11, 1984
- INMOS Corporation
- William D. Ryden
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Grant
Single polycrystalline silicon memory cell
- Patent number 4,471,374
- Issue date Sep 11, 1984
- INMOS Corporation
- Kim C. Hardee
- G11 - INFORMATION STORAGE
Information Patent Grant
Redundancy system for high speed, wide-word semiconductor memories
- Patent number 4,459,685
- Issue date Jul 10, 1984
- INMOS Corporation
- Rahul Sud
- G11 - INFORMATION STORAGE
Information Patent Grant
MOS Capacitive bootstrapping trigger circuit for a clock generator
- Patent number 4,431,927
- Issue date Feb 14, 1984
- INMOS Corporation
- Sargent S. Eaton
- H03 - BASIC ELECTRONIC CIRCUITRY
Information Patent Grant
Anisotropic silicide etching process
- Patent number 4,414,057
- Issue date Nov 8, 1983
- INMOS Corporation
- Ronald R. Bourassa
- H01 - BASIC ELECTRIC ELEMENTS

Please log in for detailed analytics

Trademarklast 30 trademarks

Information Trademark
73288746 - IMS
- Serial number 73288746
- Registration number 1223995
- Filing date Dec 8, 1980
- Inmos Corporation
- 9 - Scientific, nautical, surveying, photographic, cinematographic, optical, weighing, measuring, signalling, checking (supervision), life-saving and teaching apparatus and instruments
Information Trademark
73274955
- Serial number 73274955
- Registration number 1190524
- Filing date Aug 21, 1980
- Inmos Corporation
- 9 - Scientific, nautical, surveying, photographic, cinematographic, optical, weighing, measuring, signalling, checking (supervision), life-saving and teaching apparatus and instruments
Information Trademark
73274999 - INMOS
- Serial number 73274999
- Registration number 1229358
- Filing date Aug 21, 1980
- Inmos Corporation
- 9 - Scientific, nautical, surveying, photographic, cinematographic, optical, weighing, measuring, signalling, checking (supervision), life-saving and teaching apparatus and instruments

INMOS Corporation

Organization

Patents Grantslast 30 patents

Transition metal clad interconnect for integrated circuits

Metallic fuse with optically absorptive layer

Non-destructive energy beam activated conductive links

Metallic fuse with optically absorptive layer

Fast method of measuring phosphorous concentration in PSG and BPSG...

Bit line and column circuitry used in a semiconductor memory

Semiconductor contact silicide/nitride process with control for sil...

Current sensing differential amplifier

Folded bit line-shared sense amplifiers

Source follower CMOS input buffer

Method and apparatus for locating soft cells in a ram

Resistor with low thermal activation energy

Multistage decoding

Polysilicon resistor with low thermal activation energy

Dram current control technique

Process for fabricating polysilicon resistor in polycide line

Method for fabricating integrated circuits with polysilicon resistors

CMOS substrate bias generator having only P channel transistors in...

Thick oxide field-shield CMOS process

Method and apparatus of reducing latch-up susceptibility in CMOS in...

Low power I/O scheme for semiconductor memories

Bootstrap driver for a static RAM

Method of making polysilicon resistors with a low thermal activatio...

Bootstrap driver circuits for an MOS memory

Bit line precharging and equilibrating circuit

Zero drain overlap and self aligned contact method for MOS devices

Single polycrystalline silicon memory cell

Redundancy system for high speed, wide-word semiconductor memories

MOS Capacitive bootstrapping trigger circuit for a clock generator

Anisotropic silicide etching process

Trademarklast 30 trademarks

73288746 - IMS

73274955

73274999 - INMOS