Membership
Tour
Register
Log in
William S. Graupp
Follow
Person
Aurora, OR, US
People
Overview
Industries
Organizations
People
Information
Impact
Patents Grants
last 30 patents
Information
Patent Grant
Hierarchical fill in a design layout
Patent number
9,940,428
Issue date
Apr 10, 2018
Mentor Graphics Corporation
Fedor Pikus
G06 - COMPUTING CALCULATING COUNTING
Information
Patent Grant
Analysis optimizer
Patent number
8,832,609
Issue date
Sep 9, 2014
Mentor Graphics Corporation
Juan Andres Torres Robles
G06 - COMPUTING CALCULATING COUNTING
Information
Patent Grant
Gate modeling for semiconductor fabrication process effects
Patent number
8,813,017
Issue date
Aug 19, 2014
Mentor Graphics Corporation
Jean-Marie Brunet
G06 - COMPUTING CALCULATING COUNTING
Information
Patent Grant
Analysis optimizer
Patent number
8,504,959
Issue date
Aug 6, 2013
Mentor Graphics Corporation
Juan Andres Torres Robles
G06 - COMPUTING CALCULATING COUNTING
Information
Patent Grant
Analysis optimizer
Patent number
8,056,022
Issue date
Nov 8, 2011
Mentor Graphics Corporation
Juan Andres Torres Robles
G06 - COMPUTING CALCULATING COUNTING
Information
Patent Grant
Gate modeling for semiconductor fabrication process effects
Patent number
8,051,393
Issue date
Nov 1, 2011
Mentor Graphics Corporation
Jean-Marie Brunet
G06 - COMPUTING CALCULATING COUNTING
Information
Patent Grant
Interconnection modeling for semiconductor fabrication process effects
Patent number
8,015,510
Issue date
Sep 6, 2011
Mentor Graphics Corporation
Jean-Marie Brunet
G06 - COMPUTING CALCULATING COUNTING
Information
Patent Grant
Gate modeling for semiconductor fabrication process effects
Patent number
7,577,932
Issue date
Aug 18, 2009
Jean-Marie Brunet
G06 - COMPUTING CALCULATING COUNTING
Patents Applications
last 30 patents
Information
Patent Application
HIERARCHICAL FILL IN A DESIGN LAYOUT
Publication number
20160098512
Publication date
Apr 7, 2016
Mentor Graphics Corporation
Fedor Pikus
G06 - COMPUTING CALCULATING COUNTING
Information
Patent Application
Wrap Based Fill In Layout Designs
Publication number
20140201694
Publication date
Jul 17, 2014
Mentor Graphics Corporation
William S. Graupp
G06 - COMPUTING CALCULATING COUNTING
Information
Patent Application
ANALYSIS OPTIMIZER
Publication number
20130305195
Publication date
Nov 14, 2013
Mentor Graphics Corporation
Juan Andres Torres Robles
G06 - COMPUTING CALCULATING COUNTING
Information
Patent Application
ANALYSIS OPTIMZER
Publication number
20120144351
Publication date
Jun 7, 2012
Mentor Graphics Corporation
Juan Andres Torres Robles
G06 - COMPUTING CALCULATING COUNTING
Information
Patent Application
GATE MODELING FOR SEMICONDUCTOR FABRICATION PROCESS EFFECTS
Publication number
20120144350
Publication date
Jun 7, 2012
Mentor Graphics Corporation
Jean-Marie Brunet
G06 - COMPUTING CALCULATING COUNTING
Information
Patent Application
GATE MODELING FOR SEMICONDUCTOR FABRICATION PROCESS EFFECTS
Publication number
20090276749
Publication date
Nov 5, 2009
Mentor Graphics Corporation
Jean-Marie Brunet
G06 - COMPUTING CALCULATING COUNTING
Information
Patent Application
ANALYSIS OPTIMIZER
Publication number
20080141195
Publication date
Jun 12, 2008
Juan Andres Torres Robles
G06 - COMPUTING CALCULATING COUNTING
Information
Patent Application
Interconnection modeling for semiconductor fabrication process effects
Publication number
20070204256
Publication date
Aug 30, 2007
Mentor Graphics Corporation
Jean-Marie Brunet
G06 - COMPUTING CALCULATING COUNTING
Information
Patent Application
Gate modeling for semiconductor fabrication process effects
Publication number
20070204242
Publication date
Aug 30, 2007
Mentor Graphics Corporation
Jean-Marie Brunet
G06 - COMPUTING CALCULATING COUNTING