Address decoders

Industry

CPC
G11C11/4087

This industry / category may be too specific. Please go to a parent level for more data

Parent Industries

GPHYSICS G11Information storage G11CSTATIC STORES G11C11/00Digital stores characterised by the use of particular electric or magnetic storage elements Storage elements therefor

Current Industry

G11C11/4087Address decoders

Industries

Please log in for detailed analytics

Patents Grantslast 30 patents

Information Patent Grant
System application of DRAM component with cache mode
- Patent number 12,367,921
- Issue date Jul 22, 2025
- Rambus Inc.
- Frederick A. Ware
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Semiconductor element memory device
- Patent number 12,367,923
- Issue date Jul 22, 2025
- Unisantis Electronics Singapore Pte. Ltd.
- Koji Sakui
- G11 - INFORMATION STORAGE
Information Patent Grant
Memory device using semiconductor element
- Patent number 12,369,302
- Issue date Jul 22, 2025
- Unisantis Electronics Singapore Pte. Ltd.
- Koji Sakui
- G11 - INFORMATION STORAGE
Information Patent Grant
Far end driver for memory clock
- Patent number 12,361,991
- Issue date Jul 15, 2025
- Taiwan Semiconductor Manufacturing Company, Ltd
- Atul Katoch
- G11 - INFORMATION STORAGE
Information Patent Grant
Compute-In-Memory architecture using look-up tables
- Patent number 12,362,008
- Issue date Jul 15, 2025
- Kneron Inc.
- Oscar Ming Kin Law
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Semiconductor-element-including memory device
- Patent number 12,362,006
- Issue date Jul 15, 2025
- Unisantis Electronics Singapore Pte. Ltd.
- Koji Sakui
- G11 - INFORMATION STORAGE
Information Patent Grant
Semiconductor module for performing error correction operation
- Patent number 12,362,033
- Issue date Jul 15, 2025
- SK hynix Inc.
- Mun Seon Jang
- G11 - INFORMATION STORAGE
Information Patent Grant
Apparatuses and methods for dynamic column select swapping
- Patent number 12,354,694
- Issue date Jul 8, 2025
- Micron echnology, Inc.
- Yoshinori Fujiwara
- G11 - INFORMATION STORAGE
Information Patent Grant
Signal routing between memory die and logic die for performing oper...
- Patent number 12,354,649
- Issue date Jul 8, 2025
- Micron Technology, Inc.
- Aliasger T. Zaidy
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Command-triggered data clock distribution mode
- Patent number 12,347,479
- Issue date Jul 1, 2025
- RAMBUS INC.
- Ian Shaeffer
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Circuitry borrowing for memory arrays
- Patent number 12,340,832
- Issue date Jun 24, 2025
- Micron Technology, Inc.
- Andrea Martinelli
- G11 - INFORMATION STORAGE
Information Patent Grant
Semiconductor memory device capable of synchronizing clock signals...
- Patent number 12,340,835
- Issue date Jun 24, 2025
- Samsung Electronics Co., Ltd.
- Seunghwan Hong
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Memory device having merged banks on substrate, and method for oper...
- Patent number 12,334,139
- Issue date Jun 17, 2025
- AP Memory Technology Corporation
- Wenliang Chen
- G11 - INFORMATION STORAGE
Information Patent Grant
Address refresh check method and apparatus, storage medium, and ele...
- Patent number 12,334,134
- Issue date Jun 17, 2025
- CHANGXIN MEMORY TECHNOLOGIES, INC.
- Teng Shi
- G11 - INFORMATION STORAGE
Information Patent Grant
Memory controller that transmits hammer addresses with different co...
- Patent number 12,327,583
- Issue date Jun 10, 2025
- Samsung Electronics Co., Ltd.
- Sungyong Cho
- G11 - INFORMATION STORAGE
Information Patent Grant
Memory chip and memory system including the same
- Patent number 12,322,437
- Issue date Jun 3, 2025
- Samsung Electronics Co., Ltd.
- Kwangsook Noh
- G11 - INFORMATION STORAGE
Information Patent Grant
Semiconductor memory device for performing remaining bank refresh o...
- Patent number 12,315,549
- Issue date May 27, 2025
- Samsung Electronics Co., Ltd.
- Jongpil Son
- G11 - INFORMATION STORAGE
Information Patent Grant
Memory and method of operation with dummy and loaded route
- Patent number 12,315,557
- Issue date May 27, 2025
- CHANGXIN MEMORY TECHNOLOGIES, INC.
- Kangling Ji
- G11 - INFORMATION STORAGE
Information Patent Grant
Decoding drive circuit and method therefor, word line decoding circ...
- Patent number 12,315,554
- Issue date May 27, 2025
- CHANGXIN MEMORY TECHNOLOGIES, INC.
- Weibing Shang
- G11 - INFORMATION STORAGE
Information Patent Grant
Address refresh circuit and method, memory, and electronic device
- Patent number 12,308,065
- Issue date May 20, 2025
- CHANGXIN MEMORY TECHNOLOGIES, INC.
- Jixing Chen
- G11 - INFORMATION STORAGE
Information Patent Grant
Word line drivers for multiple-die memory devices
- Patent number 12,308,070
- Issue date May 20, 2025
- Micron Technology, Inc.
- Fatma Arzum Simsek-Ege
- G11 - INFORMATION STORAGE
Information Patent Grant
Memory, drive method, memory system, and electronic device
- Patent number 12,300,306
- Issue date May 13, 2025
- Yangtze Memory Technologies Co., Ltd.
- Danyang Li
- G11 - INFORMATION STORAGE
Information Patent Grant
Semiconductor memory device and method of adjusting operation condi...
- Patent number 12,299,296
- Issue date May 13, 2025
- Samsung Electronics Co., Ltd.
- Seunghyun Cho
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Main word line drivers
- Patent number 12,283,305
- Issue date Apr 22, 2025
- Micron Technology, Inc.
- John Schreck
- G11 - INFORMATION STORAGE
Information Patent Grant
Memory module for detecting and correcting a row direction error an...
- Patent number 12,282,388
- Issue date Apr 22, 2025
- SK hynix Inc.
- Yong Wan Hwang
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Pseudo-static random-access memory and reading method thereof
- Patent number 12,283,309
- Issue date Apr 22, 2025
- Winbond Electronics Corp.
- Junichi Sasaki
- G11 - INFORMATION STORAGE
Information Patent Grant
Memory device
- Patent number 12,272,395
- Issue date Apr 8, 2025
- Samsung Electronics Co., Ltd.
- Buil Jung
- G11 - INFORMATION STORAGE
Information Patent Grant
Hardware/software co-compressed computing method and system for sta...
- Patent number 12,260,906
- Issue date Mar 25, 2025
- National Tsing Hua University
- Kea-Tiong Tang
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Decoder driver circuit and memory chip
- Patent number 12,260,899
- Issue date Mar 25, 2025
- CHANGXIN MEMORY TECHNOLOGIES, INC.
- Weibing Shang
- G11 - INFORMATION STORAGE
Information Patent Grant
Memory device capable of performing in-memory computing
- Patent number 12,249,365
- Issue date Mar 11, 2025
- Windbond Electronics Corp.
- Shu-Sen Lin
- G11 - INFORMATION STORAGE

Patents Applicationslast 30 patents

Information Patent Application
MEMORY SYSTEM
- Publication number 20250239296
- Publication date Jul 24, 2025
- WINBOND ELECTRONICS CORP.
- Kai-Lin Chan
- G11 - INFORMATION STORAGE
Information Patent Application
CHIP SELECT SIGNAL CONTROL CIRCUIT, PROCESSING CIRCUIT, AND MEMORY
- Publication number 20250239295
- Publication date Jul 24, 2025
- CXMT CORPORATION
- Yanpeng XIE
- G11 - INFORMATION STORAGE
Information Patent Application
3D MEMORY ARRAY ARCHETECTURE AND METHOD OF FABRICATING THE SAME
- Publication number 20250240949
- Publication date Jul 24, 2025
- Taiwan Semiconductor Manufacturing Company, Ltd.
- Chi Lo
- G11 - INFORMATION STORAGE
Information Patent Application
DECODER ARCHITECTURES FOR THREE-DIMENSIONAL MEMORY DEVICES
- Publication number 20250232799
- Publication date Jul 17, 2025
- Micron Technology, Inc.
- Lorenzo Fratin
- G11 - INFORMATION STORAGE
Information Patent Application
MEMORY DEVICES INCLUDING MECHANISM OF PROTECTING A VULNERABLE WORD...
- Publication number 20250218491
- Publication date Jul 3, 2025
- NANYA TECHNOLOGY CORPORATION
- Wu-Der Yang
- G11 - INFORMATION STORAGE
Information Patent Application
MEMORY AND CONTROL METHOD THEREFOR, AND ELECTRONIC DEVICE
- Publication number 20250218496
- Publication date Jul 3, 2025
- CXMT CORPORATION
- Shufang SI
- G11 - INFORMATION STORAGE
Information Patent Application
MEMORY
- Publication number 20250220896
- Publication date Jul 3, 2025
- CXMT CORPORATION
- HI CHOON LEE
- G11 - INFORMATION STORAGE
Information Patent Application
MEMORY DEVICES INCLUDING MECHANISM OF PROTECTING A VULNERABLE WORD...
- Publication number 20250218489
- Publication date Jul 3, 2025
- NANYA TECHNOLOGY CORPORATION
- Wu-Der Yang
- G11 - INFORMATION STORAGE
Information Patent Application
MEMORY CORE CIRCUIT HAVING CELL ON PERIPHERY (COP) STRUCTURE AND ME...
- Publication number 20250218495
- Publication date Jul 3, 2025
- Samsung Electronics Co., Ltd.
- Sanghoon JUNG
- G11 - INFORMATION STORAGE
Information Patent Application
MICROELECTRONIC DEVICES AND MEMORY DEVICES
- Publication number 20250210101
- Publication date Jun 26, 2025
- Micron Technology, Inc.
- Fatma Arzum Simsek-Ege
- G11 - INFORMATION STORAGE
Information Patent Application
APPARATUSES AND METHODS FOR CONDUCTIVE COUPLING OF BIT LINES USING...
- Publication number 20250201299
- Publication date Jun 19, 2025
- Micron Technology, Inc.
- Jiyun Li
- G11 - INFORMATION STORAGE
Information Patent Application
ROWHAMMER MITIGATION FOR A MEMORY DIE
- Publication number 20250201295
- Publication date Jun 19, 2025
- Rambus Inc.
- Wendy Elsasser
- G11 - INFORMATION STORAGE
Information Patent Application
MEMORY DEVICE AND OPERATING METHOD OF MEMORY DEVICE
- Publication number 20250191630
- Publication date Jun 12, 2025
- Samsung Electronics Co., Ltd.
- Hoon Shin
- G11 - INFORMATION STORAGE
Information Patent Application
MEMORY DEVICE AND METHOD OF OPERATING THE SAME
- Publication number 20250191648
- Publication date Jun 12, 2025
- Samsung Electronics Co., Ltd.
- HOON SHIN
- G11 - INFORMATION STORAGE
Information Patent Application
COMMAND TIMING CONTROL CIRCUIT AND MEMORY
- Publication number 20250182812
- Publication date Jun 5, 2025
- CXMT Corporation
- Wenxue DU
- G11 - INFORMATION STORAGE
Information Patent Application
MEMORY DEVICE AND SYSTEM, AND DECODING CIRCUIT
- Publication number 20250174267
- Publication date May 29, 2025
- Yangtze Memory Technologies Co., Ltd.
- Xuesong SHEN
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
DECODER CIRCUITS, MEMORY DEVICES AND ITS CONTROL METHOD
- Publication number 20250174266
- Publication date May 29, 2025
- Yangtze Memory Technologies Co., Ltd.
- Zhichao Du
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Application
MEMORY DEVICES INCLUDING ROW DECODER CIRCUITS
- Publication number 20250166693
- Publication date May 22, 2025
- Samsung Electronics Co., Ltd.
- Sanghoon Jung
- G11 - INFORMATION STORAGE
Information Patent Application
MEMORY CIRCUIT AND MEMORY
- Publication number 20250165194
- Publication date May 22, 2025
- CHANGXIN MEMORY TECHNOLOGIES, INC
- SUNGSOO CHI
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
SEMICONDUCTOR MEMORY DEVICE
- Publication number 20250157524
- Publication date May 15, 2025
- Samsung Electronics Co., Ltd.
- Changyoung LEE
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Application
MEMORY WITH DEFERRED FRACTIONAL ROW ACTIVATION
- Publication number 20250157503
- Publication date May 15, 2025
- Rambus Inc.
- James E. Harris
- G11 - INFORMATION STORAGE
Information Patent Application
SEMICONDUCTOR DEVICES RELATED TO THE GENERATION OF A COMMAND
- Publication number 20250157522
- Publication date May 15, 2025
- SK HYNIX INC.
- Jung Taek YOU
- G11 - INFORMATION STORAGE
Information Patent Application
GENERATING AND EXECUTING A CONTROL FLOW
- Publication number 20250156192
- Publication date May 15, 2025
- Lodestar Licensing Group LLC
- Kyle B. Wheeler
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
APPARATUSES AND METHODS FOR SCATTER AND GATHER
- Publication number 20250157502
- Publication date May 15, 2025
- Lodestar Licensing Group LLC
- Jason T. Zawodny
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
DRAM with Analog Refresh Loop
- Publication number 20250149078
- Publication date May 8, 2025
- MIXED SIGNAL MACHINES LTD.
- Bnaya Ben Nun
- G11 - INFORMATION STORAGE
Information Patent Application
DRAM AND CONTROL METHOD FOR THE SAME
- Publication number 20250147678
- Publication date May 8, 2025
- Research & Business Foundation Sungkyunkwan University
- JUNGRAE KIM
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
MEMORY DEVICE HAVING COP STRUCTURE AND MEMORY PACKAGE INCLUDING THE...
- Publication number 20250151292
- Publication date May 8, 2025
- Samsung Electronics Co., Ltd.
- Changyoung Lee
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
SEMICONDUCTOR MEMORY DEVICE AND TEST METHOD THEREOF
- Publication number 20250124996
- Publication date Apr 17, 2025
- WINBOND ELECTRONICS CORP.
- Chih-Chiang Lai
- G11 - INFORMATION STORAGE
Information Patent Application
TARGETED COMMAND/ADDRESS PARITY LOW LIFT
- Publication number 20250117291
- Publication date Apr 10, 2025
- Lodestar Licensing Group LLC
- Aaron P. Boehm
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
RESERVOIR DEVICE AND RESERVOIR ARRAY
- Publication number 20250111874
- Publication date Apr 3, 2025
- Macronix International Co., Ltd.
- Yu-Hsuan LIN
- G11 - INFORMATION STORAGE

Address decoders

Industry

Parent Industries

Current Industry

Patents Grantslast 30 patents

System application of DRAM component with cache mode

Semiconductor element memory device

Memory device using semiconductor element

Far end driver for memory clock

Compute-In-Memory architecture using look-up tables

Semiconductor-element-including memory device

Semiconductor module for performing error correction operation

Apparatuses and methods for dynamic column select swapping

Signal routing between memory die and logic die for performing oper...

Command-triggered data clock distribution mode

Circuitry borrowing for memory arrays

Semiconductor memory device capable of synchronizing clock signals...

Memory device having merged banks on substrate, and method for oper...

Address refresh check method and apparatus, storage medium, and ele...

Memory controller that transmits hammer addresses with different co...

Memory chip and memory system including the same

Semiconductor memory device for performing remaining bank refresh o...

Memory and method of operation with dummy and loaded route

Decoding drive circuit and method therefor, word line decoding circ...

Address refresh circuit and method, memory, and electronic device

Word line drivers for multiple-die memory devices

Memory, drive method, memory system, and electronic device

Semiconductor memory device and method of adjusting operation condi...

Main word line drivers

Memory module for detecting and correcting a row direction error an...

Pseudo-static random-access memory and reading method thereof

Memory device

Hardware/software co-compressed computing method and system for sta...

Decoder driver circuit and memory chip

Memory device capable of performing in-memory computing

Patents Applicationslast 30 patents

MEMORY SYSTEM

CHIP SELECT SIGNAL CONTROL CIRCUIT, PROCESSING CIRCUIT, AND MEMORY

3D MEMORY ARRAY ARCHETECTURE AND METHOD OF FABRICATING THE SAME

DECODER ARCHITECTURES FOR THREE-DIMENSIONAL MEMORY DEVICES

MEMORY DEVICES INCLUDING MECHANISM OF PROTECTING A VULNERABLE WORD...

MEMORY AND CONTROL METHOD THEREFOR, AND ELECTRONIC DEVICE

MEMORY

MEMORY DEVICES INCLUDING MECHANISM OF PROTECTING A VULNERABLE WORD...

MEMORY CORE CIRCUIT HAVING CELL ON PERIPHERY (COP) STRUCTURE AND ME...

MICROELECTRONIC DEVICES AND MEMORY DEVICES

APPARATUSES AND METHODS FOR CONDUCTIVE COUPLING OF BIT LINES USING...

ROWHAMMER MITIGATION FOR A MEMORY DIE

MEMORY DEVICE AND OPERATING METHOD OF MEMORY DEVICE

MEMORY DEVICE AND METHOD OF OPERATING THE SAME

COMMAND TIMING CONTROL CIRCUIT AND MEMORY

MEMORY DEVICE AND SYSTEM, AND DECODING CIRCUIT

DECODER CIRCUITS, MEMORY DEVICES AND ITS CONTROL METHOD

MEMORY DEVICES INCLUDING ROW DECODER CIRCUITS

MEMORY CIRCUIT AND MEMORY

SEMICONDUCTOR MEMORY DEVICE

MEMORY WITH DEFERRED FRACTIONAL ROW ACTIVATION

SEMICONDUCTOR DEVICES RELATED TO THE GENERATION OF A COMMAND

GENERATING AND EXECUTING A CONTROL FLOW

APPARATUSES AND METHODS FOR SCATTER AND GATHER

DRAM with Analog Refresh Loop

DRAM AND CONTROL METHOD FOR THE SAME

MEMORY DEVICE HAVING COP STRUCTURE AND MEMORY PACKAGE INCLUDING THE...

SEMICONDUCTOR MEMORY DEVICE AND TEST METHOD THEREOF

TARGETED COMMAND/ADDRESS PARITY LOW LIFT

RESERVOIR DEVICE AND RESERVOIR ARRAY