Address decoders

Industry

CPC
G11C11/4087

This industry / category may be too specific. Please go to a parent level for more data

Parent Industries

GPHYSICS G11Information storage G11CSTATIC STORES G11C11/00Digital stores characterised by the use of particular electric or magnetic storage elements Storage elements therefor

Current Industry

G11C11/4087Address decoders

Industries

Please log in for detailed analytics

Patents Grantslast 30 patents

Information Patent Grant
Memory controllers and memory systems including the same
- Patent number 12,198,778
- Issue date Jan 14, 2025
- Samsung Electronics Co., Ltd.
- Sungwoo Chung
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Control method and system in 3D NAND systems
- Patent number 12,198,750
- Issue date Jan 14, 2025
- Yangtze Memory Technologies Co., Ltd.
- Daesik Song
- G11 - INFORMATION STORAGE
Information Patent Grant
Memory device and precharging method thereof
- Patent number 12,198,751
- Issue date Jan 14, 2025
- Samsung Electronics Co., Ltd.
- Seungki Hong
- G11 - INFORMATION STORAGE
Information Patent Grant
Memory device having row decoder array architecture
- Patent number 12,198,753
- Issue date Jan 14, 2025
- Samsung Electronics Co., Ltd.
- Seungyeon Kim
- G11 - INFORMATION STORAGE
Information Patent Grant
Memory device and operating method thereof
- Patent number 12,190,940
- Issue date Jan 7, 2025
- Taiwan Semiconductor Manufacturing Company, Ltd
- He-Zhou Wan
- G11 - INFORMATION STORAGE
Information Patent Grant
Computer system, memory device formed on a wafer on wafer stack in...
- Patent number 12,189,954
- Issue date Jan 7, 2025
- WHALECHIP CO., LTD.
- Kun-Hua Tsai
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Memory and operation method thereof
- Patent number 12,190,935
- Issue date Jan 7, 2025
- SK Hynix Inc.
- Sang Woo Yoon
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Anti-row-hammer memory device
- Patent number 12,190,937
- Issue date Jan 7, 2025
- Samsung Electronics Co., Ltd.
- Byoung Kon Jo
- G11 - INFORMATION STORAGE
Information Patent Grant
Targeted command/address parity low lift
- Patent number 12,189,477
- Issue date Jan 7, 2025
- Aaron P. Boehm
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Deferred fractional memory row activation
- Patent number 12,190,990
- Issue date Jan 7, 2025
- RAMBUS INC.
- James E. Harris
- G11 - INFORMATION STORAGE
Information Patent Grant
Circuit partitioning for a memory device
- Patent number 12,182,432
- Issue date Dec 31, 2024
- Micron Technology, Inc.
- Andrea Martinelli
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Apparatuses and methods for skipping wordline activation of defecti...
- Patent number 12,183,382
- Issue date Dec 31, 2024
- Micron Technology, Inc.
- Minari Arai
- G11 - INFORMATION STORAGE
Information Patent Grant
Memory bank and memory
- Patent number 12,176,054
- Issue date Dec 24, 2024
- CHANGXIN MEMORY TECHNOLOGIES, INC.
- Weibing Shang
- G11 - INFORMATION STORAGE
Information Patent Grant
Semiconductor device for executing a smart refresh operation and a...
- Patent number 12,176,019
- Issue date Dec 24, 2024
- SK hynix Inc.
- Choung Ki Song
- G11 - INFORMATION STORAGE
Information Patent Grant
Volatile memory device
- Patent number 12,176,021
- Issue date Dec 24, 2024
- Samsung Electronics Co., Ltd.
- Jae Pil Lee
- G11 - INFORMATION STORAGE
Information Patent Grant
Apparatuses and methods for operations in a self-refresh state
- Patent number 12,165,691
- Issue date Dec 10, 2024
- Perry V. Lea
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Signal routing between memory die and logic die
- Patent number 12,165,696
- Issue date Dec 10, 2024
- Micron Technology, Inc.
- Sean S. Eilert
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Apparatuses and methods for row hammer counter mat
- Patent number 12,165,687
- Issue date Dec 10, 2024
- Micron Technology, Inc.
- Yuan He
- G11 - INFORMATION STORAGE
Information Patent Grant
Apparatuses for sense amplifier voltage control
- Patent number 12,165,695
- Issue date Dec 10, 2024
- Micron Technology, Inc.
- Sang-Kyun Park
- G11 - INFORMATION STORAGE
Information Patent Grant
Nonvolatile memory device and operation method thereof
- Patent number 12,165,694
- Issue date Dec 10, 2024
- Samsung Electronics Co., Ltd.
- Su Chang Jeon
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Pipe register control signal generation circuit and semiconductor a...
- Patent number 12,159,661
- Issue date Dec 3, 2024
- SK hynix Inc.
- Gi Moon Hong
- G11 - INFORMATION STORAGE
Information Patent Grant
Semiconductor device having a non-voltaile memory with high speed-r...
- Patent number 12,154,614
- Issue date Nov 26, 2024
- SK keyfoundry Inc.
- Yonghwan Kim
- G11 - INFORMATION STORAGE
Information Patent Grant
Memory device and operation method thereof
- Patent number 12,154,616
- Issue date Nov 26, 2024
- Samsung Electronics Co., Ltd.
- Yoon-Joo Eom
- G11 - INFORMATION STORAGE
Information Patent Grant
Systems and methods for capture and replacement of hammered word li...
- Patent number 12,142,313
- Issue date Nov 12, 2024
- Joo-Sang Lee
- G11 - INFORMATION STORAGE
Information Patent Grant
Memory device and semiconductor device including the same
- Patent number 12,125,515
- Issue date Oct 22, 2024
- Samsung Electronics Co., Ltd.
- Sang-Hoon Jung
- G11 - INFORMATION STORAGE
Information Patent Grant
Refresh circuit, memory, and refresh method
- Patent number 12,119,037
- Issue date Oct 15, 2024
- CHANGXIN MEMORY TECHNOLOGIES, INC.
- Jixing Chen
- G11 - INFORMATION STORAGE
Information Patent Grant
Refresh control circuit and method, and memory
- Patent number 12,119,039
- Issue date Oct 15, 2024
- CHANGXIN MEMORY TECHNOLOGIES, INC.
- Jixing Chen
- G11 - INFORMATION STORAGE
Information Patent Grant
Memory device for wafer-on-wafer formed memory and logic
- Patent number 12,112,792
- Issue date Oct 8, 2024
- Micron Technology, Inc.
- Glen E. Hush
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Signal routing between memory die and logic die for mode based oper...
- Patent number 12,112,793
- Issue date Oct 8, 2024
- Micron Technology, Inc.
- Aliasger T. Zaidy
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Sensing operations in memory
- Patent number 12,100,439
- Issue date Sep 24, 2024
- Micron Technology, Inc.
- Takamasa Suzuki
- G11 - INFORMATION STORAGE

Patents Applicationslast 30 patents

Information Patent Application
INTERCONNECT BASED ADDRESS MAPPING FOR IMPROVED RELIABILITY
- Publication number 20250028636
- Publication date Jan 23, 2025
- Rambus Inc.
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
SEMICONDUCTOR DEVICE HAVING ROW DECODER CIRCUIT
- Publication number 20250029650
- Publication date Jan 23, 2025
- Micron Technology, Inc.
- G11 - INFORMATION STORAGE
Information Patent Application
SELF-TIMING READ TERMINATION
- Publication number 20250022506
- Publication date Jan 16, 2025
- Micron Technology, Inc.
- Milena Tsvetkova Ivanov
- G11 - INFORMATION STORAGE
Information Patent Application
MEMORY DEVICE AND OPERATION METHOD THEREOF
- Publication number 20250022504
- Publication date Jan 16, 2025
- Samsung Electronics Co., Ltd.
- YOON-JOO EOM
- G11 - INFORMATION STORAGE
Information Patent Application
APPARATUSES, SYSTEMS, AND METHODS FOR ERROR CORRECTION
- Publication number 20250021435
- Publication date Jan 16, 2025
- Lodestar Licensing Group LLC
- Yoshinori Fujiwara
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
MEMORY
- Publication number 20250014633
- Publication date Jan 9, 2025
- CXMT Corporation
- Yinchuan GU
- G11 - INFORMATION STORAGE
Information Patent Application
REFRESH CIRCUIT AND SEMICONDUCTOR MEMORY DEVICE INCLUDING THE SAME
- Publication number 20250006240
- Publication date Jan 2, 2025
- SK HYNIX INC.
- Jung Hwan JI
- G11 - INFORMATION STORAGE
Information Patent Application
WORD LINE DRIVERS FOR MULTIPLE-DIE MEMORY DEVICES
- Publication number 20250006249
- Publication date Jan 2, 2025
- Micron Technology, Inc.
- Fatma Arzum Simsek-Ege
- G11 - INFORMATION STORAGE
Information Patent Application
MAIN WORD LINE DRIVER AND MEMORY APPARATUS USING THE SAME
- Publication number 20250006247
- Publication date Jan 2, 2025
- SK HYNIX INC.
- Ho Seok EM
- G11 - INFORMATION STORAGE
Information Patent Application
SIGNAL ROUTING BETWEEN MEMORY DIE AND LOGIC DIE FOR MODE BASED OPER...
- Publication number 20250006251
- Publication date Jan 2, 2025
- Micron Technology, Inc.
- Aliasger T. Zaidy
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
ROW HAMMER REFRESH OPERATIONS, AND RELATED MEMORY DEVICES, SYSTEMS,...
- Publication number 20240420753
- Publication date Dec 19, 2024
- Lodestar Licensing Group LLC
- Joo-Sang Lee
- G11 - INFORMATION STORAGE
Information Patent Application
MEMORY DEVICE HAVING ROW DECODER CIRCUIT ARCHITECTURE
- Publication number 20240420755
- Publication date Dec 19, 2024
- Samsung Electronics Co., Ltd.
- Keonwoo PARK
- G11 - INFORMATION STORAGE
Information Patent Application
MEMORY DEVICE FOR WAFER-ON-WAFER FORMED MEMORY AND LOGIC
- Publication number 20240420757
- Publication date Dec 19, 2024
- Micron Technology, Inc.
- Glen E. Hush
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
MEMORY DEVICE AND METHOD FOR REDUCING ACTIVE POWER CONSUMPTION THER...
- Publication number 20240412774
- Publication date Dec 12, 2024
- Taiwan Semiconductor Manufacturing company Ltd.
- CHIEN-YUAN CHEN
- G11 - INFORMATION STORAGE
Information Patent Application
MEMORY STRUCTURE
- Publication number 20240412772
- Publication date Dec 12, 2024
- Fujian Jinhua Integrated Circuit Co., Ltd.
- Yifei Yan
- G11 - INFORMATION STORAGE
Information Patent Application
COMPARISON OPERATIONS IN MEMORY
- Publication number 20240412775
- Publication date Dec 12, 2024
- Lodestar Licensing Group LLC
- Kyle B. Wheeler
- G11 - INFORMATION STORAGE
Information Patent Application
SEMICONDUCTOR MEMORY DEVICES HAVING ENHANCED SUB-WORD LINE DRIVERS...
- Publication number 20240412773
- Publication date Dec 12, 2024
- Samsung Electronics Co., Ltd.
- Jongwook PARK
- G11 - INFORMATION STORAGE
Information Patent Application
MEMORY DEVICES AND METHODS FOR DECODING ADDRESSES THEREOF
- Publication number 20240404579
- Publication date Dec 5, 2024
- Samsung Electronics Co., Ltd.
- Seungki Hong
- G11 - INFORMATION STORAGE
Information Patent Application
VOLATILE MEMORY DEVICE
- Publication number 20240404586
- Publication date Dec 5, 2024
- Samsung Electronics Co., Ltd.
- Ki-Heung Kim
- G11 - INFORMATION STORAGE
Information Patent Application
VOLATILE MEMORY DEVICE
- Publication number 20240395313
- Publication date Nov 28, 2024
- Samsung Electronics Co., Ltd.
- Ki-Heung Kim
- G11 - INFORMATION STORAGE
Information Patent Application
LOGIC DIE-BASED TECHNIQUES FOR DRAM ROW SEGMENTATION AND FINE-GRAIN...
- Publication number 20240395289
- Publication date Nov 28, 2024
- ADVANCED MICRO DEVICES, INC.
- Vignesh ADHINARAYANAN
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Application
APPARATUSES AND METHODS FOR ADDRESS BASED MEMORY PERFORMANCE
- Publication number 20240395314
- Publication date Nov 28, 2024
- Micron Technology, Inc.
- Beau D. Barry
- G11 - INFORMATION STORAGE
Information Patent Application
ROW DECODERS HAVING TRANSISTORS PLACED IN A PLURALITY OF ROWS AND M...
- Publication number 20240386940
- Publication date Nov 21, 2024
- Samsung Electronics Co., Ltd.
- Kyoungmin KIM
- G11 - INFORMATION STORAGE
Information Patent Application
SEMICONDUCTOR MODULE FOR PERFORMING ERROR CORRECTION OPERATION
- Publication number 20240386985
- Publication date Nov 21, 2024
- SK HYNIX INC.
- Mun Seon JANG
- G11 - INFORMATION STORAGE
Information Patent Application
METHOD OF PERFORMING INTERNAL PROCESSING OPERATION OF MEMORY DEVICE
- Publication number 20240379150
- Publication date Nov 14, 2024
- Samsung Electronics Co., Ltd.
- Pavan Kumar Kasibhatla
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
ERROR CHECK AND SCRUB FOR SEMICONDUCTOR MEMORY DEVICE
- Publication number 20240370336
- Publication date Nov 7, 2024
- Lodestar Licensing Group LLC
- Randall J. Rooney
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
Memory Device Comprising an Electrically Floating Body Transistor a...
- Publication number 20240347634
- Publication date Oct 17, 2024
- Zeno Semiconductor, Inc.
- Jin-Woo Han
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
MEMORY SYSTEMS HAVING MEMORY DEVICES THEREIN WITH ENHANCED ERROR CO...
- Publication number 20240339168
- Publication date Oct 10, 2024
- Samsung Electronics Co., Ltd.
- Sunghye Cho
- G11 - INFORMATION STORAGE
Information Patent Application
STACKED SEMICONDUCTOR DEVICE
- Publication number 20240339438
- Publication date Oct 10, 2024
- SK HYNIX INC.
- Jae Hyung PARK
- G11 - INFORMATION STORAGE
Information Patent Application
MEMORY DEVICE ARCHITECTURE USING MULTIPLE PHYSICAL CELLS PER BIT TO...
- Publication number 20240339149
- Publication date Oct 10, 2024
- Micron Technology, Inc.
- Joseph Michael McCrate
- G11 - INFORMATION STORAGE

Address decoders

Industry

Parent Industries

Current Industry

Patents Grantslast 30 patents

Memory controllers and memory systems including the same

Control method and system in 3D NAND systems

Memory device and precharging method thereof

Memory device having row decoder array architecture

Memory device and operating method thereof

Computer system, memory device formed on a wafer on wafer stack in...

Memory and operation method thereof

Anti-row-hammer memory device

Targeted command/address parity low lift

Deferred fractional memory row activation

Circuit partitioning for a memory device

Apparatuses and methods for skipping wordline activation of defecti...

Memory bank and memory

Semiconductor device for executing a smart refresh operation and a...

Volatile memory device

Apparatuses and methods for operations in a self-refresh state

Signal routing between memory die and logic die

Apparatuses and methods for row hammer counter mat

Apparatuses for sense amplifier voltage control

Nonvolatile memory device and operation method thereof

Pipe register control signal generation circuit and semiconductor a...

Semiconductor device having a non-voltaile memory with high speed-r...

Memory device and operation method thereof

Systems and methods for capture and replacement of hammered word li...

Memory device and semiconductor device including the same

Refresh circuit, memory, and refresh method

Refresh control circuit and method, and memory

Memory device for wafer-on-wafer formed memory and logic

Signal routing between memory die and logic die for mode based oper...

Sensing operations in memory

Patents Applicationslast 30 patents

INTERCONNECT BASED ADDRESS MAPPING FOR IMPROVED RELIABILITY

SEMICONDUCTOR DEVICE HAVING ROW DECODER CIRCUIT

SELF-TIMING READ TERMINATION

MEMORY DEVICE AND OPERATION METHOD THEREOF

APPARATUSES, SYSTEMS, AND METHODS FOR ERROR CORRECTION

MEMORY

REFRESH CIRCUIT AND SEMICONDUCTOR MEMORY DEVICE INCLUDING THE SAME

WORD LINE DRIVERS FOR MULTIPLE-DIE MEMORY DEVICES

MAIN WORD LINE DRIVER AND MEMORY APPARATUS USING THE SAME

SIGNAL ROUTING BETWEEN MEMORY DIE AND LOGIC DIE FOR MODE BASED OPER...

ROW HAMMER REFRESH OPERATIONS, AND RELATED MEMORY DEVICES, SYSTEMS,...

MEMORY DEVICE HAVING ROW DECODER CIRCUIT ARCHITECTURE

MEMORY DEVICE FOR WAFER-ON-WAFER FORMED MEMORY AND LOGIC

MEMORY DEVICE AND METHOD FOR REDUCING ACTIVE POWER CONSUMPTION THER...

MEMORY STRUCTURE

COMPARISON OPERATIONS IN MEMORY

SEMICONDUCTOR MEMORY DEVICES HAVING ENHANCED SUB-WORD LINE DRIVERS...

MEMORY DEVICES AND METHODS FOR DECODING ADDRESSES THEREOF

VOLATILE MEMORY DEVICE

VOLATILE MEMORY DEVICE

LOGIC DIE-BASED TECHNIQUES FOR DRAM ROW SEGMENTATION AND FINE-GRAIN...

APPARATUSES AND METHODS FOR ADDRESS BASED MEMORY PERFORMANCE

ROW DECODERS HAVING TRANSISTORS PLACED IN A PLURALITY OF ROWS AND M...

SEMICONDUCTOR MODULE FOR PERFORMING ERROR CORRECTION OPERATION

METHOD OF PERFORMING INTERNAL PROCESSING OPERATION OF MEMORY DEVICE

ERROR CHECK AND SCRUB FOR SEMICONDUCTOR MEMORY DEVICE

Memory Device Comprising an Electrically Floating Body Transistor a...

MEMORY SYSTEMS HAVING MEMORY DEVICES THEREIN WITH ENHANCED ERROR CO...

STACKED SEMICONDUCTOR DEVICE

MEMORY DEVICE ARCHITECTURE USING MULTIPLE PHYSICAL CELLS PER BIT TO...