by splitting the decoders in stages

Industry

CPC
G11C29/844

This industry / category may be too specific. Please go to a parent level for more data

Parent Industries

GPHYSICS G11Information storage G11CSTATIC STORES G11C29/00Checking stores for correct operation; Subsequent repair Testing stores during standby or offline operation

Current Industry

G11C29/844by splitting the decoders in stages

Industries

Please log in for detailed analytics

Patents Grantslast 30 patents

Information Patent Grant
Decoding scheme for error correction code structure
- Patent number 11,734,107
- Issue date Aug 22, 2023
- Kioxia Corporation
- Avi Steiner
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Repair circuit and semiconductor apparatus using the same
- Patent number 9,336,905
- Issue date May 10, 2016
- SK hynix Inc.
- Ga Ram Park
- G11 - INFORMATION STORAGE
Information Patent Grant
Opportunistic decoding in memory systems
- Patent number 9,122,619
- Issue date Sep 1, 2015
- Seagate Technology LLC
- Ara Patapoutian
- G11 - INFORMATION STORAGE
Information Patent Grant
Opportunistic decoding in memory systems
- Patent number 8,627,175
- Issue date Jan 7, 2014
- Seagate Technology LLC
- Ara Patapoutian
- G11 - INFORMATION STORAGE
Information Patent Grant
Flash memory device and method of controlling flash memory device
- Patent number 7,974,125
- Issue date Jul 5, 2011
- Samsung Electronics Co., Ltd.
- Dae-Seok Byeon
- G11 - INFORMATION STORAGE
Information Patent Grant
Flash memory device and method of controlling flash memory device
- Patent number 7,768,831
- Issue date Aug 3, 2010
- Samsung Electronics Co., Ltd.
- Dae-Seok Byeon
- G11 - INFORMATION STORAGE
Information Patent Grant
System and method for implementing row redundancy with reduced acce...
- Patent number 7,609,569
- Issue date Oct 27, 2009
- International Busines Machines Corporation
- Michael T. Fragano
- G11 - INFORMATION STORAGE
Information Patent Grant
Semiconductor memory device and defect remedying method thereof
- Patent number 7,499,340
- Issue date Mar 3, 2009
- Hitachi, Ltd.
- Kazuhiko Kajigaya
- G11 - INFORMATION STORAGE
Information Patent Grant
Repairing integrated circuit memory arrays
- Patent number 7,495,976
- Issue date Feb 24, 2009
- ARM Limited
- Anurag Mittal
- G11 - INFORMATION STORAGE
Information Patent Grant
Memory array decoder
- Patent number 7,379,377
- Issue date May 27, 2008
- Micron Technology, Inc.
- Christopher K. Morzano
- G11 - INFORMATION STORAGE
Information Patent Grant
Semiconductor memory device and defect remedying method thereof
- Patent number 7,345,929
- Issue date Mar 18, 2008
- Hitachi, Ltd.
- Kazuhiko Kajigaya
- G11 - INFORMATION STORAGE
Information Patent Grant
Memory array decoder
- Patent number 7,330,393
- Issue date Feb 12, 2008
- Micron Technology, Inc.
- Christopher K. Morzano
- G11 - INFORMATION STORAGE
Information Patent Grant
Memory array decoder
- Patent number 7,245,550
- Issue date Jul 17, 2007
- Micron Technology, Inc.
- Christopher K. Morzano
- G11 - INFORMATION STORAGE
Information Patent Grant
Semiconductor memory device and defect remedying method thereof
- Patent number 7,203,101
- Issue date Apr 10, 2007
- Hitachi, Ltd.
- Kazuhiko Kajigaya
- G11 - INFORMATION STORAGE
Information Patent Grant
Reduced power redundancy address decoder and comparison circuit
- Patent number 7,145,817
- Issue date Dec 5, 2006
- Micron Technology, Inc.
- Christian N. Mohr
- G11 - INFORMATION STORAGE
Information Patent Grant
Encoding circuit for semiconductor device and redundancy control ci...
- Patent number 7,102,942
- Issue date Sep 5, 2006
- Hynix Semiconductor Inc.
- Young Soo Park
- G11 - INFORMATION STORAGE
Information Patent Grant
Efficient redundancy system for flash memories with uniformly sized...
- Patent number 7,092,289
- Issue date Aug 15, 2006
- Samsung Electronics Co., Ltd.
- Sau Ching Wong
- G11 - INFORMATION STORAGE
Information Patent Grant
System and method for redundancy memory decoding
- Patent number 7,035,152
- Issue date Apr 25, 2006
- Micron Technology, Inc.
- Myung Ho Bae
- G11 - INFORMATION STORAGE
Information Patent Grant
Semiconductor memory device and defect remedying method thereof
- Patent number 7,016,236
- Issue date Mar 21, 2006
- Hitachi, Ltd.
- Kazuhiko Kajigaya
- G11 - INFORMATION STORAGE
Information Patent Grant
Memory array decoder
- Patent number 7,009,911
- Issue date Mar 7, 2006
- Micron Technology, Inc.
- Christopher K. Morzano
- G11 - INFORMATION STORAGE
Information Patent Grant
Semiconductor memory device and defect remedying method thereof
- Patent number 6,898,130
- Issue date May 24, 2005
- Hitachi, Ltd.
- Kazuhiko Kajigaya
- G11 - INFORMATION STORAGE
Information Patent Grant
Reduced power redundancy address decoder and comparison circuit
- Patent number 6,868,019
- Issue date Mar 15, 2005
- Micron Technology, Inc.
- Christian N. Mohr
- G11 - INFORMATION STORAGE
Information Patent Grant
Synchronous semiconductor allowing replacement with redundant memor...
- Patent number 6,668,345
- Issue date Dec 23, 2003
- Mitsubishi Denki Kabushiki Kaisha
- Tsukasa Ooishi
- G11 - INFORMATION STORAGE
Information Patent Grant
Semiconductor device formed in a rectangle region on a semiconducto...
- Patent number 6,657,901
- Issue date Dec 2, 2003
- Hitachi, Ltd.
- Kazuhiko Kajigaya
- G11 - INFORMATION STORAGE
Information Patent Grant
Flash memory array partitioning architectures
- Patent number 6,614,685
- Issue date Sep 2, 2003
- Multi Level Memory Technology
- Sau Ching Wong
- G11 - INFORMATION STORAGE
Information Patent Grant
Semiconductor memory device and defect remedying method thereof
- Patent number 6,515,913
- Issue date Feb 4, 2003
- Hitachi, Ltd.
- Kazuhiko Kajigaya
- G11 - INFORMATION STORAGE
Information Patent Grant
Configuration for implementing redundancy for a memory chip
- Patent number 6,459,631
- Issue date Oct 1, 2002
- Infineon Technologies AG
- Helmut Fischer
- G11 - INFORMATION STORAGE
Information Patent Grant
Semiconductor memory device and defect remedying method thereof
- Patent number 6,335,884
- Issue date Jan 1, 2002
- Hitachi, Ltd.
- Kazuhiko Kajigaya
- G11 - INFORMATION STORAGE
Information Patent Grant
Semiconductor memory device capable of suppressing degradation in o...
- Patent number 6,304,498
- Issue date Oct 16, 2001
- Mitsubishi Denki Kabushiki Kaisha
- Yutaka Ikeda
- G11 - INFORMATION STORAGE
Information Patent Grant
Semiconductor memory having a redundancy judgment circuit
- Patent number 6,269,034
- Issue date Jul 31, 2001
- NEC Corporation
- Masahiro Shibuya
- G11 - INFORMATION STORAGE

Patents Applicationslast 30 patents

Information Patent Application
DECODING SCHEME FOR ERROR CORRECTION CODE STRUCTURE
- Publication number 20200293399
- Publication date Sep 17, 2020
- Toshiba Memory Corporation
- Avi Steiner
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
OPPORTUNISTIC DECODING IN MEMORY SYSTEMS
- Publication number 20140122975
- Publication date May 1, 2014
- SEAGATE TECHNOLOGY LLC
- Ara Patapoutian
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
OPPORTUNISTIC DECODING IN MEMORY SYSTEMS
- Publication number 20120079355
- Publication date Mar 29, 2012
- Seagate Technology LLC
- Ara Patapoutian
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
FLASH MEMORY DEVICE AND METHOD OF CONTROLLING FLASH MEMORY DEVICE
- Publication number 20100259982
- Publication date Oct 14, 2010
- Samsung Electronics Co., Ltd.
- Dae-Seok BYEON
- G11 - INFORMATION STORAGE
Information Patent Application
SYSTEM AND METHOD FOR IMPLEMENTING ROW REDUNDANCY WITH REDUCED ACCE...
- Publication number 20090129181
- Publication date May 21, 2009
- Michael T. Fragano
- G11 - INFORMATION STORAGE
Information Patent Application
FLASH MEMORY DEVICE AND METHOD OF CONTROLLING FLASH MEMORY DEVICE
- Publication number 20080266956
- Publication date Oct 30, 2008
- Samsung Electronics Co., Ltd.
- Dae-Seok BYEON
- G11 - INFORMATION STORAGE
Information Patent Application
Semiconductor memory device and defect remedying method thereof
- Publication number 20080205111
- Publication date Aug 28, 2008
- Kazuhiko Kajigaya
- G11 - INFORMATION STORAGE
Information Patent Application
Repairing integrated circuit memory arrays
- Publication number 20080165609
- Publication date Jul 10, 2008
- Anurag Mittal
- G11 - INFORMATION STORAGE
Information Patent Application
Semiconductor memory device and defect remedying method thereof
- Publication number 20070242535
- Publication date Oct 18, 2007
- Kazuhiko Kajigaya
- G11 - INFORMATION STORAGE
Information Patent Application
Memory array decoder
- Publication number 20070121417
- Publication date May 31, 2007
- Christopher K. Morzano
- G11 - INFORMATION STORAGE
Information Patent Application
Memory array decoder
- Publication number 20070121416
- Publication date May 31, 2007
- Christopher K. Morzano
- G11 - INFORMATION STORAGE
Information Patent Application
Memory array decoder
- Publication number 20060171219
- Publication date Aug 3, 2006
- Micron Technology, Inc.
- Christopher K. Morzano
- G11 - INFORMATION STORAGE
Information Patent Application
Semiconductor memory device and defect remedying method thereof
- Publication number 20060120125
- Publication date Jun 8, 2006
- Kazuhiko Kajigaya
- G11 - INFORMATION STORAGE
Information Patent Application
SYSTEM AND METHOD FOR REDUNDANCY MEMORY DECODING
- Publication number 20060083099
- Publication date Apr 20, 2006
- Myung Ho Bae
- G11 - INFORMATION STORAGE
Information Patent Application
MEMORY ARRAY DECODER
- Publication number 20060007762
- Publication date Jan 12, 2006
- Christopher K. Morzano
- G11 - INFORMATION STORAGE
Information Patent Application
Semiconductor memory device and defect remedying method thereof
- Publication number 20050179058
- Publication date Aug 18, 2005
- Kazuhiko Kajigaya
- G11 - INFORMATION STORAGE
Information Patent Application
Encoding circuit for semiconductor device and redundancy control ci...
- Publication number 20050099858
- Publication date May 12, 2005
- Hynix Semiconductor Inc.
- Young Soo Park
- G11 - INFORMATION STORAGE
Information Patent Application
Reduced power redundancy address decoder and comparison circuit
- Publication number 20050099861
- Publication date May 12, 2005
- Christian N. Mohr
- G11 - INFORMATION STORAGE
Information Patent Application
REDUCED POWER REDUNDANCY ADDRESS DECODER AND COMPARISON CIRCUIT
- Publication number 20050002243
- Publication date Jan 6, 2005
- Christian N. Mohr
- G11 - INFORMATION STORAGE
Information Patent Application
Semiconductor memory device and defect remedying method thereof
- Publication number 20040240259
- Publication date Dec 2, 2004
- Kazuhiko Kajigaya
- G11 - INFORMATION STORAGE
Information Patent Application
Flash memory array partitioning architectures
- Publication number 20030035322
- Publication date Feb 20, 2003
- Multi Level Memory Technology, Inc.
- Sau Ching Wong
- G11 - INFORMATION STORAGE
Information Patent Application
Semiconductor device formed in a rectangle region on a semiconducto...
- Publication number 20030031058
- Publication date Feb 13, 2003
- Kazuhiko Kajigaya
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Application
Semiconductor memory device and defect remedying method thereof
- Publication number 20020054514
- Publication date May 9, 2002
- Kazuhiko Kajigaya
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Application
Configuration for implementing redundancy for a memory chip
- Publication number 20020012281
- Publication date Jan 31, 2002
- Helmut Fischer
- G11 - INFORMATION STORAGE

by splitting the decoders in stages

Industry

Parent Industries

Current Industry

Patents Grantslast 30 patents

Decoding scheme for error correction code structure

Repair circuit and semiconductor apparatus using the same

Opportunistic decoding in memory systems

Opportunistic decoding in memory systems

Flash memory device and method of controlling flash memory device

Flash memory device and method of controlling flash memory device

System and method for implementing row redundancy with reduced acce...

Semiconductor memory device and defect remedying method thereof

Repairing integrated circuit memory arrays

Memory array decoder

Semiconductor memory device and defect remedying method thereof

Memory array decoder

Memory array decoder

Semiconductor memory device and defect remedying method thereof

Reduced power redundancy address decoder and comparison circuit

Encoding circuit for semiconductor device and redundancy control ci...

Efficient redundancy system for flash memories with uniformly sized...

System and method for redundancy memory decoding

Semiconductor memory device and defect remedying method thereof

Memory array decoder

Semiconductor memory device and defect remedying method thereof

Reduced power redundancy address decoder and comparison circuit

Synchronous semiconductor allowing replacement with redundant memor...

Semiconductor device formed in a rectangle region on a semiconducto...

Flash memory array partitioning architectures

Semiconductor memory device and defect remedying method thereof

Configuration for implementing redundancy for a memory chip

Semiconductor memory device and defect remedying method thereof

Semiconductor memory device capable of suppressing degradation in o...

Semiconductor memory having a redundancy judgment circuit

Patents Applicationslast 30 patents

DECODING SCHEME FOR ERROR CORRECTION CODE STRUCTURE

OPPORTUNISTIC DECODING IN MEMORY SYSTEMS

OPPORTUNISTIC DECODING IN MEMORY SYSTEMS

FLASH MEMORY DEVICE AND METHOD OF CONTROLLING FLASH MEMORY DEVICE

SYSTEM AND METHOD FOR IMPLEMENTING ROW REDUNDANCY WITH REDUCED ACCE...

FLASH MEMORY DEVICE AND METHOD OF CONTROLLING FLASH MEMORY DEVICE

Semiconductor memory device and defect remedying method thereof

Repairing integrated circuit memory arrays

Semiconductor memory device and defect remedying method thereof

Memory array decoder

Memory array decoder

Memory array decoder

Semiconductor memory device and defect remedying method thereof

SYSTEM AND METHOD FOR REDUNDANCY MEMORY DECODING

MEMORY ARRAY DECODER

Semiconductor memory device and defect remedying method thereof

Encoding circuit for semiconductor device and redundancy control ci...

Reduced power redundancy address decoder and comparison circuit

REDUCED POWER REDUNDANCY ADDRESS DECODER AND COMPARISON CIRCUIT

Semiconductor memory device and defect remedying method thereof

Flash memory array partitioning architectures

Semiconductor device formed in a rectangle region on a semiconducto...

Semiconductor memory device and defect remedying method thereof

Configuration for implementing redundancy for a memory chip