Chemical vapour deposition [CVD]

Industry

CPC
H01L2224/11452

This industry / category may be too specific. Please go to a parent level for more data

Parent Industries

HELECTRICITY H01Electric elements H01LSEMICONDUCTOR DEVICES ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00

Current Industry

H01L2224/11452Chemical vapour deposition [CVD]

Industries

Patents Grantslast 30 patents

Information Patent Grant
Bump structure and method of manufacturing bump structure
- Patent number 11,923,326
- Issue date Mar 5, 2024
- Taiwan Semiconductor Manufacturing Company, Ltd
- Ching-Yu Chang
- C08 - ORGANIC MACROMOLECULAR COMPOUNDS THEIR PREPARATION OR CHEMICAL WORKING-...
Information Patent Grant
Microwave integrated quantum circuits with cap wafers and their met...
- Patent number 11,770,982
- Issue date Sep 26, 2023
- Rigetti & Co, LLC
- Jayss Daniel Marshall
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Packaged die and RDL with bonding structures therebetween
- Patent number 11,640,958
- Issue date May 2, 2023
- Taiwan Semiconductor Manufacturing Company
- Hsien-Wei Chen
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Grant
Bump structure and method of manufacturing bump structure
- Patent number 11,456,266
- Issue date Sep 27, 2022
- Taiwan Semiconductor Manufacturing Co., Ltd
- Ching-Yu Chang
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Grant
Semiconductor die singulation and structures formed thereby
- Patent number 11,367,658
- Issue date Jun 21, 2022
- Taiwan Semiconductor Manufacturing Company, Ltd.
- Fu-Chen Chang
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Grant
Film scheme for bumping
- Patent number 11,302,663
- Issue date Apr 12, 2022
- Taiwan Semiconductor Manufacturing Company, Ltd
- Yao-Wen Chang
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Grant
Method of making a pillar structure having a non-metal sidewall pro...
- Patent number 11,257,714
- Issue date Feb 22, 2022
- Taiwan Semiconductor Manufacturing Company, Ltd
- Chien Ling Hwang
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Grant
Multilayer pillar for reduced stress interconnect and method of mak...
- Patent number 11,244,917
- Issue date Feb 8, 2022
- International Business Machines Corporation
- Virendra R. Jadhav
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Grant
Designs and methods for conductive bumps
- Patent number 11,201,129
- Issue date Dec 14, 2021
- Intel Corporation
- Valery M. Dubin
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Grant
Multilayer pillar for reduced stress interconnect and method of mak...
- Patent number 11,171,102
- Issue date Nov 9, 2021
- International Business Machines Corporation
- Virendra R. Jadhav
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Grant
Film scheme for bumping
- Patent number 11,164,836
- Issue date Nov 2, 2021
- Taiwan Semiconductor Manufacturing Company, Ltd
- Yao-Wen Chang
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Grant
Method for forming bump structure
- Patent number 11,145,613
- Issue date Oct 12, 2021
- Taiwan Semiconductor Manufacturing Co., Ltd
- Li-Guo Lee
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Grant
Microwave integrated quantum circuits with cap wafers and their met...
- Patent number 11,121,301
- Issue date Sep 14, 2021
- Rigetti & Co, Inc.
- Jayss Daniel Marshall
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Multilayer pillar for reduced stress interconnect and method of mak...
- Patent number 11,094,657
- Issue date Aug 17, 2021
- International Business Machines Corporation
- Virendra R. Jadhav
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Grant
Packaged die and RDL with bonding structures therebetween
- Patent number 11,004,838
- Issue date May 11, 2021
- Taiwan Semiconductor Manufacturing Company, Ltd.
- Hsien-Wei Chen
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Grant
Contact structures with porous networks for solder connections, and...
- Patent number 10,849,240
- Issue date Nov 24, 2020
- Invensas Corporation
- Liang Wang
- H05 - ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
Information Patent Grant
Method of forming solder bumps
- Patent number 10,840,202
- Issue date Nov 17, 2020
- International Business Machines Corporation
- Toyohiro Aoki
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Grant
Method of forming solder bumps
- Patent number 10,833,035
- Issue date Nov 10, 2020
- International Business Machines Corporation
- Toyohiro Aoki
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Grant
Method of forming solder bumps
- Patent number 10,797,011
- Issue date Oct 6, 2020
- International Business Machines Corporation
- Toyohiro Aoki
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Grant
Semiconductor devices and semiconductor devices including a redistr...
- Patent number 10,777,523
- Issue date Sep 15, 2020
- Micron Technology, Inc.
- Anilkumar Chandolu
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Grant
Multiple sized bump bonds
- Patent number 10,727,192
- Issue date Jul 28, 2020
- International Business Machines Corporation
- David W. Abraham
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Grant
Semiconductor die singulation and structures formed thereby
- Patent number 10,720,360
- Issue date Jul 21, 2020
- Taiwan Semiconductor Manufacturing Company, Ltd.
- Fu-Chen Chang
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Grant
MOSFET with reduced resistance
- Patent number 10,707,327
- Issue date Jul 7, 2020
- Great Wall Semiconductor Corporation
- Patrick M. Shea
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Grant
Method of making fully molded peripheral package on package device
- Patent number 10,672,624
- Issue date Jun 2, 2020
- Deca Technologies Inc.
- Christopher M. Scanlan
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Grant
Film scheme for bumping
- Patent number 10,658,318
- Issue date May 19, 2020
- Taiwan Semiconductor Manufacturing Co., Ltd.
- Yao-Wen Chang
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Grant
Nanoscale interconnect array for stacked dies
- Patent number 10,600,761
- Issue date Mar 24, 2020
- Invensas Corporation
- Liang Wang
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Grant
Semiconductor package
- Patent number 10,600,729
- Issue date Mar 24, 2020
- Samsung Electronics Co., Ltd.
- Kyong Soon Cho
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Grant
Method for manufacturing package structure having elastic bump
- Patent number 10,580,665
- Issue date Mar 3, 2020
- NANYA TECHNOLOGY CORPORATION
- Po-Chun Lin
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Grant
Semiconductor die singulation and structures formed thereby
- Patent number 10,510,605
- Issue date Dec 17, 2019
- Taiwan Semiconductor Manufacturing Company, Ltd.
- Fu-Chen Chang
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Grant
Multilayer pillar for reduced stress interconnect and method of mak...
- Patent number 10,403,590
- Issue date Sep 3, 2019
- International Business Machines Corporation
- Virendra R. Jadhav
- H01 - BASIC ELECTRIC ELEMENTS

Patents Applicationslast 30 patents

Information Patent Application
SEMICONDUCTOR DEVICE AND METHOD OF FABRICATING THE SAME
- Publication number 20240038708
- Publication date Feb 1, 2024
- Samsung Electronics Co., Ltd.
- KUNSANG PARK
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Application
PACKAGED DIE AND RDL WITH BONDING STRUCTURES THEREBETWEEN
- Publication number 20230253395
- Publication date Aug 10, 2023
- Taiwan Semiconductor Manufacturing Co., Ltd.
- Hsien-Wei Chen
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Application
BUMP STRUCTURE AND METHOD OF MANUFACTURING BUMP STRUCTURE
- Publication number 20220406741
- Publication date Dec 22, 2022
- Taiwan Semiconductor Manufacturing Company, Ltd.
- Ching-Yu CHANG
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Application
Advanced Device Assembly Structures And Methods
- Publication number 20220097166
- Publication date Mar 31, 2022
- Invensas Corporation
- Cyprian Emeka Uzoh
- B23 - MACHINE TOOLS METAL-WORKING NOT OTHERWISE PROVIDED FOR
Information Patent Application
DESIGNS AND METHODS FOR CONDUCTIVE BUMPS
- Publication number 20220059484
- Publication date Feb 24, 2022
- Intel Corporation
- Valery M. DUBIN
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Application
PACKAGED DIE AND RDL WITH BONDING STRUCTURES THEREBETWEEN
- Publication number 20210249399
- Publication date Aug 12, 2021
- Taiwan Semiconductor Manufacturing Co., Ltd.
- Hsien-Wei Chen
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Application
BUMP STRUCTURE AND METHOD OF MANUFACTURING BUMP STRUCTURE
- Publication number 20210134746
- Publication date May 6, 2021
- Taiwan Semiconductor Manufacturing Co., Ltd.
- Ching-Yu CHANG
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Application
Semiconductor Die Singulation and Structures Formed Thereby
- Publication number 20200350209
- Publication date Nov 5, 2020
- Taiwan Semiconductor Manufacturing Co., Ltd.
- Fu-Chen Chang
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Application
FILM SCHEME FOR BUMPING
- Publication number 20200243469
- Publication date Jul 30, 2020
- Taiwan Semiconductor Manufacturing Co., LTD
- Yao-Wen Chang
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Application
MULTILAYER PILLAR FOR REDUCED STRESS INTERCONNECT AND METHOD OF MAK...
- Publication number 20190326242
- Publication date Oct 24, 2019
- International Business Machines Corporation
- Virendra R. JADHAV
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Application
MULTILAYER PILLAR FOR REDUCED STRESS INTERCONNECT AND METHOD OF MAK...
- Publication number 20190326243
- Publication date Oct 24, 2019
- International Business Machines Corporation
- Virendra R. JADHAV
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Application
SEMICONDUCTOR DEVICES AND SEMICONDUCTOR DEVICES INCLUDING A REDISTR...
- Publication number 20190252338
- Publication date Aug 15, 2019
- Micron Technology, Inc.
- Anilkumar Chandolu
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Application
NANOSCALE INTERCONNECT ARRAY FOR STACKED DIES
- Publication number 20190237437
- Publication date Aug 1, 2019
- Invensas Corporation
- Liang Wang
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Application
SEMICONDUCTOR PACKAGE
- Publication number 20190221513
- Publication date Jul 18, 2019
- Samsung Electronics Co., Ltd.
- Kyong Soon CHO
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Application
DESIGNS AND METHODS FOR CONDUCTIVE BUMPS
- Publication number 20190198472
- Publication date Jun 27, 2019
- Intel Corporation
- Valery M. DUBIN
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Application
MULTILAYER PILLAR FOR REDUCED STRESS INTERCONNECT AND METHOD OF MAK...
- Publication number 20190157230
- Publication date May 23, 2019
- International Business Machines Corporation
- Virendra R. JADHAV
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Application
METHOD FOR FORMING BUMP STRUCTURE
- Publication number 20190019772
- Publication date Jan 17, 2019
- Taiwan Semiconductor Manufacturing Co., Ltd.
- Li-Guo LEE
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Application
Semiconductor Packages and Methods of Forming the Same
- Publication number 20180374836
- Publication date Dec 27, 2018
- Taiwan Semiconductor Manufacturing Co., Ltd.
- Hsien-Wei Chen
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Application
FULLY MOLDED PERIPHERAL PACKAGE ON PACKAGE DEVICE
- Publication number 20180330966
- Publication date Nov 15, 2018
- DECA TECHNOLOGIES INC
- Christopher M. Scanlan
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Application
SEMICONDUCTOR DEVICE AND METHOD OF PACKAGING
- Publication number 20180254216
- Publication date Sep 6, 2018
- DECA TECHNOLOGIES INC
- Christopher M. Scanlan
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Application
FULLY MOLDED MINIATURIZED SEMICONDUCTOR MODULE
- Publication number 20180108606
- Publication date Apr 19, 2018
- DECA TECHNOLOGIES INC
- Christopher M. Scanlan
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Application
METHOD FOR FORMING BUMP STRUCTURE
- Publication number 20180033756
- Publication date Feb 1, 2018
- Taiwan Semiconductor Manufacturing Co., Ltd.
- Li-Guo LEE
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Application
SEMICONDUCTOR DEVICE AND METHOD COMPRISING REDISTRIBUTION LAYERS
- Publication number 20170372964
- Publication date Dec 28, 2017
- DECA TECHNOLOGIES INC
- Christopher M. Scanlan
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Application
Nanoscale Interconnect Array for Stacked Dies
- Publication number 20170323867
- Publication date Nov 9, 2017
- Invensas Corporatoin
- Liang Wang
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Application
Three-Dimensional Chip Stack and Method of Forming the Same
- Publication number 20170301641
- Publication date Oct 19, 2017
- Taiwan Semiconductor Manufacturing Company, Ltd.
- Wei-Ming Chen
- B23 - MACHINE TOOLS METAL-WORKING NOT OTHERWISE PROVIDED FOR
Information Patent Application
STRUCTURES AND METHODS FOR LOW TEMPERATURE BONDING USING NANOPARTICLES
- Publication number 20170194279
- Publication date Jul 6, 2017
- Invensas Corporation
- Cyprian Emeka Uzoh
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Application
MULTILAYER PILLAR FOR REDUCED STRESS INTERCONNECT AND METHOD OF MAK...
- Publication number 20170170135
- Publication date Jun 15, 2017
- International Business Machines Corporation
- Virendra R. JADHAV
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Application
MULTILAYER PILLAR FOR REDUCED STRESS INTERCONNECT AND METHOD OF MAK...
- Publication number 20170133338
- Publication date May 11, 2017
- International Business Machines Corporation
- Virendra R. JADHAV
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Application
DESIGNS AND METHODS FOR CONDUCTIVE BUMPS
- Publication number 20170084564
- Publication date Mar 23, 2017
- Intel Corporation
- Valery M. DUBIN
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Application
CONNECTING COMPONENT EQUIPPED WITH HOLLOW INSERTS
- Publication number 20160233186
- Publication date Aug 11, 2016
- Commissariat A L'Energie Atomique et Aux Energies Alternatives
- François MARION
- H01 - BASIC ELECTRIC ELEMENTS

Chemical vapour deposition [CVD]

Industry

Parent Industries

Current Industry

Patents Grantslast 30 patents

Bump structure and method of manufacturing bump structure

Microwave integrated quantum circuits with cap wafers and their met...

Packaged die and RDL with bonding structures therebetween

Bump structure and method of manufacturing bump structure

Semiconductor die singulation and structures formed thereby

Film scheme for bumping

Method of making a pillar structure having a non-metal sidewall pro...

Multilayer pillar for reduced stress interconnect and method of mak...

Designs and methods for conductive bumps

Multilayer pillar for reduced stress interconnect and method of mak...

Film scheme for bumping

Method for forming bump structure

Microwave integrated quantum circuits with cap wafers and their met...

Multilayer pillar for reduced stress interconnect and method of mak...

Packaged die and RDL with bonding structures therebetween

Contact structures with porous networks for solder connections, and...

Method of forming solder bumps

Method of forming solder bumps

Method of forming solder bumps

Semiconductor devices and semiconductor devices including a redistr...

Multiple sized bump bonds

Semiconductor die singulation and structures formed thereby

MOSFET with reduced resistance

Method of making fully molded peripheral package on package device

Film scheme for bumping

Nanoscale interconnect array for stacked dies

Semiconductor package

Method for manufacturing package structure having elastic bump

Semiconductor die singulation and structures formed thereby

Multilayer pillar for reduced stress interconnect and method of mak...

Patents Applicationslast 30 patents

SEMICONDUCTOR DEVICE AND METHOD OF FABRICATING THE SAME

PACKAGED DIE AND RDL WITH BONDING STRUCTURES THEREBETWEEN

BUMP STRUCTURE AND METHOD OF MANUFACTURING BUMP STRUCTURE

Advanced Device Assembly Structures And Methods

DESIGNS AND METHODS FOR CONDUCTIVE BUMPS

PACKAGED DIE AND RDL WITH BONDING STRUCTURES THEREBETWEEN

BUMP STRUCTURE AND METHOD OF MANUFACTURING BUMP STRUCTURE

Semiconductor Die Singulation and Structures Formed Thereby

FILM SCHEME FOR BUMPING

MULTILAYER PILLAR FOR REDUCED STRESS INTERCONNECT AND METHOD OF MAK...

MULTILAYER PILLAR FOR REDUCED STRESS INTERCONNECT AND METHOD OF MAK...

SEMICONDUCTOR DEVICES AND SEMICONDUCTOR DEVICES INCLUDING A REDISTR...

NANOSCALE INTERCONNECT ARRAY FOR STACKED DIES

SEMICONDUCTOR PACKAGE

DESIGNS AND METHODS FOR CONDUCTIVE BUMPS

MULTILAYER PILLAR FOR REDUCED STRESS INTERCONNECT AND METHOD OF MAK...

METHOD FOR FORMING BUMP STRUCTURE

Semiconductor Packages and Methods of Forming the Same

FULLY MOLDED PERIPHERAL PACKAGE ON PACKAGE DEVICE

SEMICONDUCTOR DEVICE AND METHOD OF PACKAGING

FULLY MOLDED MINIATURIZED SEMICONDUCTOR MODULE

METHOD FOR FORMING BUMP STRUCTURE

SEMICONDUCTOR DEVICE AND METHOD COMPRISING REDISTRIBUTION LAYERS

Nanoscale Interconnect Array for Stacked Dies

Three-Dimensional Chip Stack and Method of Forming the Same

STRUCTURES AND METHODS FOR LOW TEMPERATURE BONDING USING NANOPARTICLES

MULTILAYER PILLAR FOR REDUCED STRESS INTERCONNECT AND METHOD OF MAK...

MULTILAYER PILLAR FOR REDUCED STRESS INTERCONNECT AND METHOD OF MAK...

DESIGNS AND METHODS FOR CONDUCTIVE BUMPS

CONNECTING COMPONENT EQUIPPED WITH HOLLOW INSERTS