forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration

Industry

CPC
G11C11/41

This industry / category may be too specific. Please go to a parent level for more data

Parent Industries

GPHYSICS G11Information storage G11CSTATIC STORES G11C11/00Digital stores characterised by the use of particular electric or magnetic storage elements Storage elements therefor

Current Industry

G11C11/41forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration

Industries

Patents Grantslast 30 patents

Information Patent Grant
Latch circuit formed by modified memory cells
- Patent number 12,322,438
- Issue date Jun 3, 2025
- Taiwan Semiconductor Manufacturing Company, Ltd
- Hua-Hsin Yu
- G11 - INFORMATION STORAGE
Information Patent Grant
Integrated circuit device and manufacturing method of the same
- Patent number 12,315,560
- Issue date May 27, 2025
- Taiwan Semiconductor Manufacturing Company, Ltd
- Huai-Ying Huang
- G11 - INFORMATION STORAGE
Information Patent Grant
SRAM repair system and method
- Patent number 12,315,586
- Issue date May 27, 2025
- Texas Instruments Incorporated
- Robin O. Hoel
- G11 - INFORMATION STORAGE
Information Patent Grant
Latch-based storage circuits having efficient integrated circuit la...
- Patent number 12,315,559
- Issue date May 27, 2025
- Samsung Electronics Co., Ltd.
- Kijun Lee
- G11 - INFORMATION STORAGE
Information Patent Grant
Memory device and manufacturing thereof
- Patent number 12,317,468
- Issue date May 27, 2025
- Taiwan Semiconductor Manufacturing Company, Ltd
- Jhon Jhy Liaw
- G11 - INFORMATION STORAGE
Information Patent Grant
Integrated scaling and stretching platform for optimizing monolithi...
- Patent number 12,308,072
- Issue date May 20, 2025
- Invention And Collaboration Laboratory Pte. Ltd.
- Chao-Chun Lu
- G11 - INFORMATION STORAGE
Information Patent Grant
Integrated circuit die with memory macro including through-silicon...
- Patent number 12,308,303
- Issue date May 20, 2025
- Taiwan Semiconductor Manufacturing Company, Ltd
- Hidehiro Fujiwara
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Grant
Multi-port bitcell architecture
- Patent number 12,300,310
- Issue date May 13, 2025
- ARM Limited
- Vianney Antoine Choserot
- G11 - INFORMATION STORAGE
Information Patent Grant
On-die termination
- Patent number 12,301,227
- Issue date May 13, 2025
- RAMBUS INC.
- Ian Shaeffer
- G11 - INFORMATION STORAGE
Information Patent Grant
Multipurpose wordline underdrive circuits, devices, and systems
- Patent number 12,300,311
- Issue date May 13, 2025
- Advanced Micro Devices, Inc.
- Sahilpreet Singh
- G11 - INFORMATION STORAGE
Information Patent Grant
Static random access memory device
- Patent number 12,300,690
- Issue date May 13, 2025
- Taiwan Semiconductor Manufacturing Company, Ltd
- Jhon Jhy Liaw
- G11 - INFORMATION STORAGE
Information Patent Grant
Pre-charging bit lines through charge-sharing
- Patent number 12,300,312
- Issue date May 13, 2025
- Taiwan Semiconductor Manufacturing Company, Ltd
- Mahmut Sinangil
- G11 - INFORMATION STORAGE
Information Patent Grant
Temperature sensor circuits for integrated circuit devices
- Patent number 12,294,357
- Issue date May 6, 2025
- Samsung Electronics Co., Ltd.
- Darryl G. Walker
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Computing system power management device, system and method
- Patent number 12,292,780
- Issue date May 6, 2025
- STMicroelectronics S.r.l.
- Nitin Chawla
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Electronic device with buffered operation engine and method for per...
- Patent number 12,283,344
- Issue date Apr 22, 2025
- XCENA Inc.
- Ji Hun Choi
- G11 - INFORMATION STORAGE
Information Patent Grant
Short circuit detection in a read/write assist capacitor of a memory
- Patent number 12,283,312
- Issue date Apr 22, 2025
- International Business Machines Corporation
- Noam Jungmann
- G11 - INFORMATION STORAGE
Information Patent Grant
Inverter including transistors having different threshold voltages...
- Patent number 12,283,953
- Issue date Apr 22, 2025
- POSTECH RESEARCH AND BUSINESS DEVELOPMENT FOUNDATION
- Seokhyeong Kang
- G11 - INFORMATION STORAGE
Information Patent Grant
Display apparatus and method of manufacturing the same
- Patent number 12,283,651
- Issue date Apr 22, 2025
- Seoul Semiconductor Co., Ltd.
- Motonobu Takeya
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Low-power static random access memory
- Patent number 12,283,313
- Issue date Apr 22, 2025
- UNTETHER AI CORPORATION
- Katsuyuki Sato
- G11 - INFORMATION STORAGE
Information Patent Grant
Memory device and method for forming the same
- Patent number 12,283,311
- Issue date Apr 22, 2025
- Taiwan Semiconductor Manufacturing Company, Ltd
- Jhon Jhy Liaw
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Grant
System for identifying points of compromise
- Patent number 12,277,565
- Issue date Apr 15, 2025
- U.S. Bancorp, National Association
- Christopher Kallas
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
SRAM-based cell for in-memory computing and hybrid computations/sto...
- Patent number 12,277,319
- Issue date Apr 15, 2025
- Taiwan Semiconductor Manufacturing Company, Ltd
- Yu-Der Chih
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Error handling device, semiconductor memory device including the sa...
- Patent number 12,277,987
- Issue date Apr 15, 2025
- SK Hynix Inc.
- Giseok Kim
- G11 - INFORMATION STORAGE
Information Patent Grant
Well pick-up region design for improving memory macro performance
- Patent number 12,274,045
- Issue date Apr 8, 2025
- Taiwan Semiconductor Manufacturing Co., Ltd
- Chih-Chuan Yang
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Method of forming 3D stacked compute and memory with copper pillars
- Patent number 12,272,675
- Issue date Apr 8, 2025
- Kepler Computing Inc.
- Sasikanth Manipatruni
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Compact memory-in-pixel display structure
- Patent number 12,272,299
- Issue date Apr 8, 2025
- GLOBALFOUNDRIES U.S. Inc.
- Juhan Kim
- G09 - EDUCATION CRYPTOGRAPHY DISPLAY ADVERTISING SEALS
Information Patent Grant
Semiconductor device including first and second clock generators
- Patent number 12,272,427
- Issue date Apr 8, 2025
- Taiwan Semiconductor Manufacturing Company, Ltd
- Jaspal Singh Shah
- G11 - INFORMATION STORAGE
Information Patent Grant
Multi-gate field-effect transistors in integrated circuits
- Patent number 12,267,991
- Issue date Apr 1, 2025
- Taiwan Semiconductor Manufacturing Company, Ltd.
- Jhon Jhy Liaw
- G11 - INFORMATION STORAGE
Information Patent Grant
Memory devices with improved bit line loading
- Patent number 12,260,903
- Issue date Mar 25, 2025
- Taiwan Semiconductor Manufacturing Company, Ltd
- Yi-Hsin Nien
- G11 - INFORMATION STORAGE
Information Patent Grant
Testability circuit and read and write path decoupling circuit of SRAM
- Patent number 12,260,924
- Issue date Mar 25, 2025
- Shanghai Huali Integrated Circuit Corporation
- Zhenan Lai
- G11 - INFORMATION STORAGE

Patents Applicationslast 30 patents

Information Patent Application
SEMICONDUCTOR MEMORY DEVICE
- Publication number 20250182820
- Publication date Jun 5, 2025
- NUVOTON TECHNOLOGY CORPORATION JAPAN
- Atsushi MOTOTANI
- G11 - INFORMATION STORAGE
Information Patent Application
BANDWIDTH BOOSTED STACKED MEMORY
- Publication number 20250181512
- Publication date Jun 5, 2025
- Samsung Electronics Co., Ltd.
- Krishna T. Malladi
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
WRITE ASSIST CIRCUIT FOR MEMORY DEVICE
- Publication number 20250182821
- Publication date Jun 5, 2025
- Taiwan Semiconductor Manufacturing Company, Ltd.
- Chia-Che CHUNG
- G11 - INFORMATION STORAGE
Information Patent Application
Systems, Methods, and Devices for a Wordline or a Bitline Formed an...
- Publication number 20250176152
- Publication date May 29, 2025
- Arm Limted
- Andy Wangkun Chen
- G11 - INFORMATION STORAGE
Information Patent Application
DEVICES AND SYSTEMS FOR FLYING BITLINE WITH JUMPER CELL
- Publication number 20250176154
- Publication date May 29, 2025
- ADVANCED MICRO DEVICES, INC.
- Sahilpreet Singh
- G11 - INFORMATION STORAGE
Information Patent Application
SELECTIVE BIT LINE CLAMPING CONTROL FOR AN IN-MEMORY COMPUTE OPERAT...
- Publication number 20250174269
- Publication date May 29, 2025
- STMicroelectronics International N.V.
- Kedar Janardan DHORI
- G11 - INFORMATION STORAGE
Information Patent Application
System Control Using Sparse Data
- Publication number 20250165404
- Publication date May 22, 2025
- Apple Inc.
- Michael R. Seningen
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
THREE-DIMENSIONAL (3-D) WRITE ASSIST SCHEME FOR MEMORY CELLS
- Publication number 20250166681
- Publication date May 22, 2025
- Taiwan Semiconductor Manufacturing Company, Ltd.
- Chih-Chieh CHIU
- G11 - INFORMATION STORAGE
Information Patent Application
SEMICONDUCTOR DEVICE ELECTRONIC DEVICE
- Publication number 20250166697
- Publication date May 22, 2025
- Semiconductor Energy Laboratory Co., Ltd.
- Hajime KIMURA
- G11 - INFORMATION STORAGE
Information Patent Application
MEMORY DEVICE, WRITE ASSIST CIRCUIT, AND METHOD
- Publication number 20250166698
- Publication date May 22, 2025
- Taiwan Semiconductor Manufacturing Company, Ltd.
- Jun-Cheng LIU
- G11 - INFORMATION STORAGE
Information Patent Application
SEMICONDUCTOR DEVICE
- Publication number 20250169048
- Publication date May 22, 2025
- Samsung Electronics Co., Ltd.
- Jeewoong Kim
- G11 - INFORMATION STORAGE
Information Patent Application
SENSE AMPLIFIER CIRCUIT, MEMORY CIRCUIT, AND SENSING METHOD THEREOF
- Publication number 20250166699
- Publication date May 22, 2025
- Taiwan Semiconductor Manufacturing Company, Ltd.
- Jui-Jen Wu
- G11 - INFORMATION STORAGE
Information Patent Application
LOW-POWER STATIC RANDOM ACCESS MEMORY
- Publication number 20250157530
- Publication date May 15, 2025
- UNTETHER AI CORPORATION
- Saijagan SAIJAGAN
- G11 - INFORMATION STORAGE
Information Patent Application
MEMORY DEVICE INCLUDING A WORD LINE WITH PORTIONS WITH DIFFERENT SI...
- Publication number 20250157531
- Publication date May 15, 2025
- Taiwan Semiconductor Manufacturing Co., Ltd.
- Yi-Hsin NIEN
- G11 - INFORMATION STORAGE
Information Patent Application
MEMORY DEVICE AND METHOD FOR DRIVING MEMORY DEVICE
- Publication number 20250159855
- Publication date May 15, 2025
- Semiconductor Energy Laboratory Co., Ltd.
- Takeya HIROSE
- G11 - INFORMATION STORAGE
Information Patent Application
MEMORY STRUCTURE INCLUDING A LOW CELL SUPPLY VOLTAGE PROGRAMMING CI...
- Publication number 20250157529
- Publication date May 15, 2025
- GLOBALFOUNDRIES U.S. Inc.
- Navneet K. Jain
- G11 - INFORMATION STORAGE
Information Patent Application
SEMICONDUCTOR MEMORY DEVICE
- Publication number 20250157532
- Publication date May 15, 2025
- SOCIONEXT INC.
- Shinichi MORIWAKI
- G11 - INFORMATION STORAGE
Information Patent Application
SHARED DECODER CIRCUIT AND METHOD
- Publication number 20250140294
- Publication date May 1, 2025
- Taiwan Semiconductor Manufacturing Company, Ltd.
- XiuLi YANG
- G11 - INFORMATION STORAGE
Information Patent Application
SEMICONDUCTOR CIRCUIT, DRIVING METHOD, AND ELECTRONIC APPARATUS
- Publication number 20250140314
- Publication date May 1, 2025
- Sony Semiconductor Solutions Corporation
- Yusuke Shuto
- G11 - INFORMATION STORAGE
Information Patent Application
Layout pattern for static random access memory
- Publication number 20250142801
- Publication date May 1, 2025
- UNITED MICROELECTRONICS CORP.
- Shu-Wei Yeh
- G11 - INFORMATION STORAGE
Information Patent Application
Dual Wordline Applications in Memory
- Publication number 20250140310
- Publication date May 1, 2025
- ARM Limited
- Vivek Asthana
- G11 - INFORMATION STORAGE
Information Patent Application
SRAM POWER-UP RANDOM NUMBER GENERATOR
- Publication number 20250140311
- Publication date May 1, 2025
- Taiwan Semiconductor Manufacturing Company, Ltd.
- Jui-Che Tsai
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
MEMORY DEVICES HAVING MIDDLE STRAP AREAS FOR ROUTING POWER SIGNALS
- Publication number 20250131958
- Publication date Apr 24, 2025
- Taiwan Semiconductor Manufacturing Company, Ltd.
- Ping-Wei Wang
- G11 - INFORMATION STORAGE
Information Patent Application
SIGNAL SYNCHRONIZATION FOR A DISPLAY
- Publication number 20250131951
- Publication date Apr 24, 2025
- Google LLC
- Edwin Lyle Hudson
- G11 - INFORMATION STORAGE
Information Patent Application
MEMORY DEVICE
- Publication number 20250131959
- Publication date Apr 24, 2025
- Taiwan Semiconductor Manufacturing Company, Ltd.
- Cheng Hung LEE
- G11 - INFORMATION STORAGE
Information Patent Application
PULSE-WIDTH MODULATION PIXEL SENSOR
- Publication number 20250126363
- Publication date Apr 17, 2025
- Apple Inc.
- Nikolai E. Bock
- G11 - INFORMATION STORAGE
Information Patent Application
COMPILED MULTI-PORT MEMORY
- Publication number 20250124977
- Publication date Apr 17, 2025
- Synopsys, Inc.
- John Edward BARTH
- G11 - INFORMATION STORAGE
Information Patent Application
METHOD AND APPARATUS FOR DUAL EDGE MEMORY WRITE OPERATION
- Publication number 20250124978
- Publication date Apr 17, 2025
- MICROCHIP TECHNOLOGY INCORPORATED
- James Kim
- G11 - INFORMATION STORAGE
Information Patent Application
MODULAR MEMORY ARCHITECTURE WITH MORE SIGNIFICANT BIT SUB-ARRAY WOR...
- Publication number 20250123758
- Publication date Apr 17, 2025
- STMicroelectronics International N.V.
- Praveen Kumar VERMA
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
UNIT CELL CIRCUIT AND MEMORY DEVICE INCLUDING THE SAME
- Publication number 20250124975
- Publication date Apr 17, 2025
- UIF (UNIVERSITY INDUSTRY FOUNDATION), YONSEI UNIVERSITY
- JUNG-MYUNG KANG
- G11 - INFORMATION STORAGE

forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration

Industry

Parent Industries

Current Industry

Patents Grantslast 30 patents

Latch circuit formed by modified memory cells

Integrated circuit device and manufacturing method of the same

SRAM repair system and method

Latch-based storage circuits having efficient integrated circuit la...

Memory device and manufacturing thereof

Integrated scaling and stretching platform for optimizing monolithi...

Integrated circuit die with memory macro including through-silicon...

Multi-port bitcell architecture

On-die termination

Multipurpose wordline underdrive circuits, devices, and systems

Static random access memory device

Pre-charging bit lines through charge-sharing

Temperature sensor circuits for integrated circuit devices

Computing system power management device, system and method

Electronic device with buffered operation engine and method for per...

Short circuit detection in a read/write assist capacitor of a memory

Inverter including transistors having different threshold voltages...

Display apparatus and method of manufacturing the same

Low-power static random access memory

Memory device and method for forming the same

System for identifying points of compromise

SRAM-based cell for in-memory computing and hybrid computations/sto...

Error handling device, semiconductor memory device including the sa...

Well pick-up region design for improving memory macro performance

Method of forming 3D stacked compute and memory with copper pillars

Compact memory-in-pixel display structure

Semiconductor device including first and second clock generators

Multi-gate field-effect transistors in integrated circuits

Memory devices with improved bit line loading

Testability circuit and read and write path decoupling circuit of SRAM

Patents Applicationslast 30 patents

SEMICONDUCTOR MEMORY DEVICE

BANDWIDTH BOOSTED STACKED MEMORY

WRITE ASSIST CIRCUIT FOR MEMORY DEVICE

Systems, Methods, and Devices for a Wordline or a Bitline Formed an...

DEVICES AND SYSTEMS FOR FLYING BITLINE WITH JUMPER CELL

SELECTIVE BIT LINE CLAMPING CONTROL FOR AN IN-MEMORY COMPUTE OPERAT...

System Control Using Sparse Data

THREE-DIMENSIONAL (3-D) WRITE ASSIST SCHEME FOR MEMORY CELLS

SEMICONDUCTOR DEVICE ELECTRONIC DEVICE

MEMORY DEVICE, WRITE ASSIST CIRCUIT, AND METHOD

SEMICONDUCTOR DEVICE

SENSE AMPLIFIER CIRCUIT, MEMORY CIRCUIT, AND SENSING METHOD THEREOF

LOW-POWER STATIC RANDOM ACCESS MEMORY

MEMORY DEVICE INCLUDING A WORD LINE WITH PORTIONS WITH DIFFERENT SI...

MEMORY DEVICE AND METHOD FOR DRIVING MEMORY DEVICE

MEMORY STRUCTURE INCLUDING A LOW CELL SUPPLY VOLTAGE PROGRAMMING CI...

SEMICONDUCTOR MEMORY DEVICE

SHARED DECODER CIRCUIT AND METHOD

SEMICONDUCTOR CIRCUIT, DRIVING METHOD, AND ELECTRONIC APPARATUS

Layout pattern for static random access memory

Dual Wordline Applications in Memory

SRAM POWER-UP RANDOM NUMBER GENERATOR

MEMORY DEVICES HAVING MIDDLE STRAP AREAS FOR ROUTING POWER SIGNALS

SIGNAL SYNCHRONIZATION FOR A DISPLAY

MEMORY DEVICE

PULSE-WIDTH MODULATION PIXEL SENSOR

COMPILED MULTI-PORT MEMORY

METHOD AND APPARATUS FOR DUAL EDGE MEMORY WRITE OPERATION

MODULAR MEMORY ARCHITECTURE WITH MORE SIGNIFICANT BIT SUB-ARRAY WOR...

UNIT CELL CIRCUIT AND MEMORY DEVICE INCLUDING THE SAME