-
-
-
Interface device
-
Patent number 12,212,315
-
Issue date Jan 28, 2025
-
Cadence Design Systems, Inc.
-
Vinod Kumar
-
G11 - INFORMATION STORAGE
-
-
-
Load reduced memory module
-
Patent number 12,200,860
-
Issue date Jan 14, 2025
-
RAMBUS INC.
-
Frederick A. Ware
-
G06 - COMPUTING CALCULATING COUNTING
-
-
-
-
-
Programmable memory timing
-
Patent number 12,176,061
-
Issue date Dec 24, 2024
-
Micron Technology, Inc.
-
Kang-Yong Kim
-
G06 - COMPUTING CALCULATING COUNTING
-
Initializing memory systems
-
Patent number 12,164,791
-
Issue date Dec 10, 2024
-
Micron Technology, Inc.
-
Erik V. Pohlmann
-
G06 - COMPUTING CALCULATING COUNTING
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
Multi-rail power transition
-
Patent number 12,125,517
-
Issue date Oct 22, 2024
-
Micron Technology, Inc.
-
Kang-Yong Kim
-
G11 - INFORMATION STORAGE
-