Input/output (I/O) data interface arrangements

Industry

CPC
G11C11/4093

This industry / category may be too specific. Please go to a parent level for more data

Parent Industries

GPHYSICS G11Information storage G11CSTATIC STORES G11C11/00Digital stores characterised by the use of particular electric or magnetic storage elements Storage elements therefor

Current Industry

G11C11/4093Input/output (I/O) data interface arrangements

Industries

Patents Grantslast 30 patents

Information Patent Grant
Signal sampling circuit and semiconductor memory device
- Patent number 12,148,461
- Issue date Nov 19, 2024
- CHANGXIN MEMORY TECHNOLOGIES, INC.
- Zequn Huang
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
High-bandwidth DDR DIMM, memory system, and operation method thereof
- Patent number 12,147,713
- Issue date Nov 19, 2024
- INNOSILICON MICROELECTRONICS (ZHUHAI) CO., LTD.
- Liang Zhang
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
High capacity memory system using standard controller component
- Patent number 12,148,462
- Issue date Nov 19, 2024
- RAMBUS INC.
- Frederick A. Ware
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Post package repair management
- Patent number 12,148,498
- Issue date Nov 19, 2024
- Micron Technology, Inc.
- Danilo Caraccio
- G11 - INFORMATION STORAGE
Information Patent Grant
Frequency divider and memory device including the same
- Patent number 12,149,247
- Issue date Nov 19, 2024
- Samsung Electronics Co., Ltd.
- Jaewoo Lee
- G11 - INFORMATION STORAGE
Information Patent Grant
Semiconductor die for controlling on-die-termination of another sem...
- Patent number 12,142,314
- Issue date Nov 12, 2024
- Samsung Electronics Co., Ltd.
- Taeyoung Oh
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Grant
Memory module with reduced read/write turnaround overhead
- Patent number 12,130,757
- Issue date Oct 29, 2024
- RAMBUS INC.
- Frederick A. Ware
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Transmission circuit, interface circuit, and memory
- Patent number 12,132,018
- Issue date Oct 29, 2024
- CHANGXIN MEMORY TECHNOLOGIES, INC.
- Feng Lin
- G11 - INFORMATION STORAGE
Information Patent Grant
Three dimension memory device capable of improving sensing accuracy...
- Patent number 12,131,772
- Issue date Oct 29, 2024
- Macronix International Co., Ltd.
- Teng-Hao Yeh
- G11 - INFORMATION STORAGE
Information Patent Grant
Apparatuses and methods for access based refresh operations
- Patent number 12,125,514
- Issue date Oct 22, 2024
- Micron Technology, Inc.
- Takamasa Suzuki
- G11 - INFORMATION STORAGE
Information Patent Grant
Multi-rail power transition
- Patent number 12,125,517
- Issue date Oct 22, 2024
- Micron Technology, Inc.
- Kang-Yong Kim
- G11 - INFORMATION STORAGE
Information Patent Grant
Memory power control by enable circuit
- Patent number 12,119,040
- Issue date Oct 15, 2024
- Taiwan Semiconductor Manufacturing Company, Ltd
- Zhi-Hao Chang
- G11 - INFORMATION STORAGE
Information Patent Grant
Semiconductor memory devices and electronic devices including the s...
- Patent number 12,119,048
- Issue date Oct 15, 2024
- Samsung Electronics Co., Ltd.
- Seunghan Kim
- G11 - INFORMATION STORAGE
Information Patent Grant
Memory controller performing data training, system-on-chip includin...
- Patent number 12,119,049
- Issue date Oct 15, 2024
- Samsung Electronics Co., Ltd.
- Daero Kim
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Memory device for wafer-on-wafer formed memory and logic
- Patent number 12,112,792
- Issue date Oct 8, 2024
- Micron Technology, Inc.
- Glen E. Hush
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Signal routing between memory die and logic die for mode based oper...
- Patent number 12,112,793
- Issue date Oct 8, 2024
- Micron Technology, Inc.
- Aliasger T. Zaidy
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Bit line sense amplifier and semiconductor memory apparatus using t...
- Patent number 12,106,797
- Issue date Oct 1, 2024
- Industry-Academic Cooperation Foundation, Yonsei University
- Seong Ook Jung
- G11 - INFORMATION STORAGE
Information Patent Grant
Receiver circuit, memory device and operation method using the same
- Patent number 12,106,798
- Issue date Oct 1, 2024
- NANYA TECHNOLOGY CORPORATION
- Chi-Sing Lo
- G11 - INFORMATION STORAGE
Information Patent Grant
Batching aware techniques for refreshing memory devices
- Patent number 12,106,793
- Issue date Oct 1, 2024
- QUALCOMM Incorporated
- Saurabh Sethi
- G11 - INFORMATION STORAGE
Information Patent Grant
Memory device, semiconductor device, and electronic device
- Patent number 12,107,171
- Issue date Oct 1, 2024
- Semiconductor Energy Laboratory Co., Ltd.
- Takahiko Ishizu
- G11 - INFORMATION STORAGE
Information Patent Grant
Flash memory device configured to be bonded to external semiconduct...
- Patent number 12,100,442
- Issue date Sep 24, 2024
- Samsung Electronics Co., Ltd.
- Chanho Kim
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Signal line structure, signal line driving method, and signal line...
- Patent number 12,094,563
- Issue date Sep 17, 2024
- CHANGXIN MEMORY TECHNOLOGIES, INC.
- Kangling Ji
- G11 - INFORMATION STORAGE
Information Patent Grant
Multichannel memory to augment local memory
- Patent number 12,094,525
- Issue date Sep 17, 2024
- International Business Machines Corporation
- Ravi Nair
- G11 - INFORMATION STORAGE
Information Patent Grant
Memory device
- Patent number 12,087,346
- Issue date Sep 10, 2024
- Samsung Electronics Co., Ltd.
- Seung Ki Hong
- G11 - INFORMATION STORAGE
Information Patent Grant
Techniques to couple high bandwidth memory device on silicon substr...
- Patent number 12,087,352
- Issue date Sep 10, 2024
- Tahoe Research, LTD.
- Chong J. Zhao
- G11 - INFORMATION STORAGE
Information Patent Grant
Method of performing internal processing operation of memory device
- Patent number 12,073,871
- Issue date Aug 27, 2024
- Samsung Electronics Co., Ltd.
- Pavan Kumar Kasibhatla
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Dynamic buffer limit for at-risk data
- Patent number 12,073,873
- Issue date Aug 27, 2024
- Micron Technology, Inc.
- Karl D. Schuh
- G11 - INFORMATION STORAGE
Information Patent Grant
Semiconductor memory devices
- Patent number 12,073,910
- Issue date Aug 27, 2024
- Samsung Electronics Co., Ltd.
- Jongcheol Kim
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Compute in memory system
- Patent number 12,073,869
- Issue date Aug 27, 2024
- Taiwan Semiconductor Manufacturing Company, Ltd
- Mahmut Sinangil
- G11 - INFORMATION STORAGE
Information Patent Grant
Timing adjustment for data input/output buffer circuits
- Patent number 12,073,868
- Issue date Aug 27, 2024
- Micron Technology, Inc.
- Noriaki Mochida
- G11 - INFORMATION STORAGE

Patents Applicationslast 30 patents

Information Patent Application
MULTIPLIER BASED DEVICE DEGRADATION READOUT CIRCUIT
- Publication number 20240386941
- Publication date Nov 21, 2024
- Micron Technology, Inc.
- Zhi Qi Huang
- G11 - INFORMATION STORAGE
Information Patent Application
SEMICONDUCTOR MODULE FOR PERFORMING ERROR CORRECTION OPERATION
- Publication number 20240386985
- Publication date Nov 21, 2024
- SK HYNIX INC.
- Mun Seon JANG
- G11 - INFORMATION STORAGE
Information Patent Application
SEMICONDUCTOR DEVICE HAVING PAD ELECTRODE EQUIPPED WITH LOW PASS FI...
- Publication number 20240386942
- Publication date Nov 21, 2024
- Micron Technology, Inc.
- Nobuki Takahashi
- G11 - INFORMATION STORAGE
Information Patent Application
Proactive Usage-Based Disturbance Mitigation based on Resource Avai...
- Publication number 20240379147
- Publication date Nov 14, 2024
- Micron Technology, Inc.
- Yang Lu
- G11 - INFORMATION STORAGE
Information Patent Application
METHOD OF PERFORMING INTERNAL PROCESSING OPERATION OF MEMORY DEVICE
- Publication number 20240379150
- Publication date Nov 14, 2024
- Samsung Electronics Co., Ltd.
- Pavan Kumar Kasibhatla
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
COMPUTE IN MEMORY SYSTEM
- Publication number 20240379149
- Publication date Nov 14, 2024
- Taiwan Semiconductor Manufacturing Company, Ltd.
- Mahmut Sinangil
- G11 - INFORMATION STORAGE
Information Patent Application
SIGNAL QUALITY OPTIMIZATION METHOD AND A SIGNAL QUALITY OPTIMIZATIO...
- Publication number 20240379152
- Publication date Nov 14, 2024
- Realtek Semiconductor Corp.
- MING-SHENG PENG
- G11 - INFORMATION STORAGE
Information Patent Application
DYNAMIC BUFFER LIMIT FOR AT-RISK DATA
- Publication number 20240379153
- Publication date Nov 14, 2024
- Micron Technology, Inc.
- Karl D. Schuh
- G11 - INFORMATION STORAGE
Information Patent Application
MEMORY POWER CONTROL BY ENABLE CIRCUIT
- Publication number 20240379146
- Publication date Nov 14, 2024
- Taiwan Semiconductor Manufacturing Company, Ltd.
- Zhi-Hao Chang
- G11 - INFORMATION STORAGE
Information Patent Application
SEMICONDUCTOR MEMORY DEVICES
- Publication number 20240371417
- Publication date Nov 7, 2024
- Samsung Electronics Co., Ltd.
- Jongcheol Kim
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
Runtime Memory Services in Physical Layer
- Publication number 20240371427
- Publication date Nov 7, 2024
- ADVANCED MICRO DEVICES, INC.
- Tsun-Ho Liu
- G11 - INFORMATION STORAGE
Information Patent Application
APPARATUSES AND METHODS FOR INPUT BUFFER POWER SAVINGS
- Publication number 20240355378
- Publication date Oct 24, 2024
- Micron Technology, Inc.
- Akira Yamashita
- G11 - INFORMATION STORAGE
Information Patent Application
MEMORY DEVICE FOR SELF-SEARCHING FOR BOUNDARY WORD LINE, METHOD FOR...
- Publication number 20240355377
- Publication date Oct 24, 2024
- SK HYNIX INC.
- Byoung Sung YOU
- G11 - INFORMATION STORAGE
Information Patent Application
Usage-Based Disturbance Mitigation
- Publication number 20240347098
- Publication date Oct 17, 2024
- Micron Technology, Inc.
- Yang Lu
- G11 - INFORMATION STORAGE
Information Patent Application
DATA INPUT BUFFER WITH A BRANCHED DFE RESET PATH
- Publication number 20240347102
- Publication date Oct 17, 2024
- Micron Technology, Inc.
- William Chad Waldrop
- G11 - INFORMATION STORAGE
Information Patent Application
MEMORY CONTROL APPARATUS AND MEMORY CONTROL METHOD
- Publication number 20240347095
- Publication date Oct 17, 2024
- Canon Kabushiki Kaisha
- NAOKI HIRATA
- G11 - INFORMATION STORAGE
Information Patent Application
SEMICONDUCTOR MEMORY SYSTEMS WITH ON-DIE DATA BUFFERING
- Publication number 20240345971
- Publication date Oct 17, 2024
- Rambus Inc.
- Frederick A. Ware
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
OPTIMIZING POWER IN A MEMORY DEVICE
- Publication number 20240345646
- Publication date Oct 17, 2024
- Rambus Inc.
- Dinesh Patil
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
MEMORY SYSTEM AND DATA PROCESSING SYSTEM INCLUDING THE SAME
- Publication number 20240338215
- Publication date Oct 10, 2024
- SK HYNIX INC.
- Dong Uk LEE
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
STACKED SEMICONDUCTOR DEVICE
- Publication number 20240339438
- Publication date Oct 10, 2024
- SK HYNIX INC.
- Jae Hyung PARK
- G11 - INFORMATION STORAGE
Information Patent Application
N-P BALANCED MULTI-PORT REGISTER FILE WITH COMPLEMENTARY FIELD-EFFE...
- Publication number 20240331761
- Publication date Oct 3, 2024
- Intel Corporation
- Charles Augustine
- G11 - INFORMATION STORAGE
Information Patent Application
Input Data Pre-Alignment Circuit Capable of Performing a First-in F...
- Publication number 20240331756
- Publication date Oct 3, 2024
- Fujian Jinhua Integrated Circuit Co., Ltd.
- MINHO PARK
- G11 - INFORMATION STORAGE
Information Patent Application
VARIABLE WIDTH MEMORY MODULE SUPPORTING ENHANCED ERROR DETECTION AN...
- Publication number 20240321339
- Publication date Sep 26, 2024
- Rambus Inc.
- Frederick A. Ware
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
TECHNIQUES AND DEVICES TO REDUCE BUS CROSS TALK FOR MEMORY SYSTEMS
- Publication number 20240321340
- Publication date Sep 26, 2024
- Micron Technology, Inc.
- Martin Brox
- G11 - INFORMATION STORAGE
Information Patent Application
BUFFER CHIP, SEMICONDUCTOR PACKAGE INCLUDING BUFFER CHIP AND MEMORY...
- Publication number 20240312509
- Publication date Sep 19, 2024
- SK HYNIX INC.
- Choung Ki SONG
- G11 - INFORMATION STORAGE
Information Patent Application
MEMORY, STORAGE APPARATUS, AND ELECTRONIC DEVICE
- Publication number 20240306381
- Publication date Sep 12, 2024
- Huawei Technologies Co., Ltd
- Rongbin LIU
- G11 - INFORMATION STORAGE
Information Patent Application
ERROR CORRECTION MEMORY DEVICE WITH FAST DATA ACCESS
- Publication number 20240303158
- Publication date Sep 12, 2024
- Micron Technology, Inc.
- Scott E. Schaefer
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
CACHE DEVICE AND OPERATION METHOD THEREOF
- Publication number 20240304238
- Publication date Sep 12, 2024
- Macronix International Co., Ltd.
- Feng-Min Lee
- G11 - INFORMATION STORAGE
Information Patent Application
PRE-DECODER CIRCUITRY
- Publication number 20240304233
- Publication date Sep 12, 2024
- Micron Technology, Inc.
- Jin Seung Son
- G11 - INFORMATION STORAGE
Information Patent Application
SEMICONDUCTOR MEMORY DEVICE AND METHOD FOR COMPENSATING SLEW RATE U...
- Publication number 20240296880
- Publication date Sep 5, 2024
- WINBOND ELECTRONICS CORP.
- Chia-Lung Hsieh
- G11 - INFORMATION STORAGE

Input/output (I/O) data interface arrangements

Industry

Parent Industries

Current Industry

Patents Grantslast 30 patents

Signal sampling circuit and semiconductor memory device

High-bandwidth DDR DIMM, memory system, and operation method thereof

High capacity memory system using standard controller component

Post package repair management

Frequency divider and memory device including the same

Semiconductor die for controlling on-die-termination of another sem...

Memory module with reduced read/write turnaround overhead

Transmission circuit, interface circuit, and memory

Three dimension memory device capable of improving sensing accuracy...

Apparatuses and methods for access based refresh operations

Multi-rail power transition

Memory power control by enable circuit

Semiconductor memory devices and electronic devices including the s...

Memory controller performing data training, system-on-chip includin...

Memory device for wafer-on-wafer formed memory and logic

Signal routing between memory die and logic die for mode based oper...

Bit line sense amplifier and semiconductor memory apparatus using t...

Receiver circuit, memory device and operation method using the same

Batching aware techniques for refreshing memory devices

Memory device, semiconductor device, and electronic device

Flash memory device configured to be bonded to external semiconduct...

Signal line structure, signal line driving method, and signal line...

Multichannel memory to augment local memory

Memory device

Techniques to couple high bandwidth memory device on silicon substr...

Method of performing internal processing operation of memory device

Dynamic buffer limit for at-risk data

Semiconductor memory devices

Compute in memory system

Timing adjustment for data input/output buffer circuits

Patents Applicationslast 30 patents

MULTIPLIER BASED DEVICE DEGRADATION READOUT CIRCUIT

SEMICONDUCTOR MODULE FOR PERFORMING ERROR CORRECTION OPERATION

SEMICONDUCTOR DEVICE HAVING PAD ELECTRODE EQUIPPED WITH LOW PASS FI...

Proactive Usage-Based Disturbance Mitigation based on Resource Avai...

METHOD OF PERFORMING INTERNAL PROCESSING OPERATION OF MEMORY DEVICE

COMPUTE IN MEMORY SYSTEM

SIGNAL QUALITY OPTIMIZATION METHOD AND A SIGNAL QUALITY OPTIMIZATIO...

DYNAMIC BUFFER LIMIT FOR AT-RISK DATA

MEMORY POWER CONTROL BY ENABLE CIRCUIT

SEMICONDUCTOR MEMORY DEVICES

Runtime Memory Services in Physical Layer

APPARATUSES AND METHODS FOR INPUT BUFFER POWER SAVINGS

MEMORY DEVICE FOR SELF-SEARCHING FOR BOUNDARY WORD LINE, METHOD FOR...

Usage-Based Disturbance Mitigation

DATA INPUT BUFFER WITH A BRANCHED DFE RESET PATH

MEMORY CONTROL APPARATUS AND MEMORY CONTROL METHOD

SEMICONDUCTOR MEMORY SYSTEMS WITH ON-DIE DATA BUFFERING

OPTIMIZING POWER IN A MEMORY DEVICE

MEMORY SYSTEM AND DATA PROCESSING SYSTEM INCLUDING THE SAME

STACKED SEMICONDUCTOR DEVICE

N-P BALANCED MULTI-PORT REGISTER FILE WITH COMPLEMENTARY FIELD-EFFE...

Input Data Pre-Alignment Circuit Capable of Performing a First-in F...

VARIABLE WIDTH MEMORY MODULE SUPPORTING ENHANCED ERROR DETECTION AN...

TECHNIQUES AND DEVICES TO REDUCE BUS CROSS TALK FOR MEMORY SYSTEMS

BUFFER CHIP, SEMICONDUCTOR PACKAGE INCLUDING BUFFER CHIP AND MEMORY...

MEMORY, STORAGE APPARATUS, AND ELECTRONIC DEVICE

ERROR CORRECTION MEMORY DEVICE WITH FAST DATA ACCESS

CACHE DEVICE AND OPERATION METHOD THEREOF

PRE-DECODER CIRCUITRY

SEMICONDUCTOR MEMORY DEVICE AND METHOD FOR COMPENSATING SLEW RATE U...