Multilayer substrates

Industry

CPC
H01L23/5383

This industry / category may be too specific. Please go to a parent level for more data

Parent Industries

HELECTRICITY H01Electric elements H01LSEMICONDUCTOR DEVICES ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR H01L23/00Details of semiconductor or other solid state devices

Current Industry

H01L23/5383Multilayer substrates

Industries

Please log in for detailed analytics

Patents Grantslast 30 patents

Information Patent Grant
Semiconductor package
- Patent number 12,322,702
- Issue date Jun 3, 2025
- Samsung Electronics Co., Ltd.
- Dongkyu Kim
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Grant
Package structure with underfill
- Patent number 12,322,704
- Issue date Jun 3, 2025
- Taiwan Semiconductor Manufacturing Company, Ltd
- Yu-Sheng Lin
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Grant
Chip package and manufacturing method thereof
- Patent number 12,322,705
- Issue date Jun 3, 2025
- Taiwan Semiconductor Manufacturing Company, Ltd
- Chuei-Tang Wang
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Grant
Semiconductor chip including through electrode, and semiconductor p...
- Patent number 12,322,681
- Issue date Jun 3, 2025
- SK hynix Inc.
- Seung Hwan Kim
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Grant
Chip package and method of forming the same
- Patent number 12,322,706
- Issue date Jun 3, 2025
- Taiwan Semiconductor Manufacturing Company, Ltd
- Kuo-Lung Pan
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Grant
Antenna in package having antenna on package substrate
- Patent number 12,322,856
- Issue date Jun 3, 2025
- Texas Instruments Incorporated
- Yiqi Tang
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Grant
Circuit board assembly and manufacturing method thereof
- Patent number 12,324,100
- Issue date Jun 3, 2025
- Unimicron Technology Corp.
- Yu-Shen Chen
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Grant
Semiconductor package structure and semiconductor manufacturing pro...
- Patent number 12,322,672
- Issue date Jun 3, 2025
- Advanced Semiconductor Engineering, Inc.
- Ian Hu
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Grant
Sideband interface for die-to-die interconnects
- Patent number 12,321,305
- Issue date Jun 3, 2025
- Intel Corporation
- Narasimha Lanka
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Semiconductor structure and manufacturing method thereof
- Patent number 12,322,742
- Issue date Jun 3, 2025
- Taiwan Semiconductor Manufacturing Company Ltd.
- Hsiang-Tai Lu
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Grant
Heat dissipating features for laser drilling process
- Patent number 12,322,716
- Issue date Jun 3, 2025
- Taiwan Semiconductor Manufacturing Co., Ltd
- Chien-Hung Chen
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Grant
Bonded structure with interconnect structure
- Patent number 12,322,718
- Issue date Jun 3, 2025
- ADEIA SEMICONDUCTOR BONDING TECHNOLOGIES INC.
- Belgacem Haba
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Grant
Systems and methods for data recorder for inverter for electric veh...
- Patent number 12,323,080
- Issue date Jun 3, 2025
- BorgWarner US Technologies LLC
- Marc R. Engelhardt
- B60 - VEHICLES IN GENERAL
Information Patent Grant
Method of forming RDLs and structure formed thereof
- Patent number 12,315,819
- Issue date May 27, 2025
- Taiwan Semiconductor Manufacturing Company, Ltd
- Hung-Jui Kuo
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Grant
Systems and methods for an interlocking feature on a power module
- Patent number 12,316,257
- Issue date May 27, 2025
- BorgWarner US Technologies LLC
- Edward Choi
- B60 - VEHICLES IN GENERAL
Information Patent Grant
Package substrate, electronic device package and method for manufac...
- Patent number 12,315,828
- Issue date May 27, 2025
- Advanced Semiconductor Engineering, Inc.
- Wu Chou Hsu
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Grant
Package structure and manufacturing method thereof
- Patent number 12,315,831
- Issue date May 27, 2025
- Taiwan Semiconductor Manufacturing Co., Ltd
- Chen-Hua Yu
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Grant
Wiring structure including low- and high-density conductive structures
- Patent number 12,315,820
- Issue date May 27, 2025
- Advanced Semiconductor Engineering, Inc.
- Wen Hung Huang
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Grant
Methods of manufacturing a fan-out panel level semiconductor package
- Patent number 12,315,822
- Issue date May 27, 2025
- Samsung Electronics Co., Ltd.
- Jeongho Lee
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Grant
Electronic device and manufacturing method thereof
- Patent number 12,315,806
- Issue date May 27, 2025
- Taiwan Semiconductor Manufacturing Company, Ltd
- Tsung-Fu Tsai
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Grant
Chiplet first architecture for die tiling applications
- Patent number 12,308,329
- Issue date May 20, 2025
- Intel Corporation
- Srinivas Pietambaram
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Grant
Photonic wafer communication systems and related packages
- Patent number 12,306,434
- Issue date May 20, 2025
- Lightmatter, Inc.
- Sukeshwar Kannan
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Grant
Chip to chip interconnect beyond sealring boundary
- Patent number 12,308,330
- Issue date May 20, 2025
- Ceremorphic, Inc.
- Robert Wiser
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Grant
Integrating and accessing passive components in wafer-level packages
- Patent number 12,308,335
- Issue date May 20, 2025
- Intel Corporation
- Gianni Signorini
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Grant
Package-on-package device
- Patent number 12,308,323
- Issue date May 20, 2025
- Taiwan Semiconductor Manufacturing Company, Ltd
- Ming-Fa Chen
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Grant
Interposer with die to die bridge solution and methods of forming t...
- Patent number 12,300,619
- Issue date May 13, 2025
- Taiwan Semiconductor Manufacturing Company Limited
- Hsien-Wei Chen
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Grant
Semiconductor package including outer conductive plate
- Patent number 12,300,625
- Issue date May 13, 2025
- Samsung Electronics Co., Ltd.
- Minjung Kim
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Grant
Aligning bumps in fan-out packaging process
- Patent number 12,300,659
- Issue date May 13, 2025
- Taiwan Semiconductor Manufacturing Company, Ltd
- Ying-Jui Huang
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Grant
Semiconductor device having a heat dissipation structure connected...
- Patent number 12,300,618
- Issue date May 13, 2025
- Taiwna Semiconductor Manufacturing Company, Ltd.
- Po-Yuan Teng
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Grant
Inorganic-based embedded-die layers for modular semiconductive devices
- Patent number 12,300,620
- Issue date May 13, 2025
- Intel Corporation
- Srinivas V. Pietambaram
- H01 - BASIC ELECTRIC ELEMENTS

Patents Applicationslast 30 patents

Information Patent Application
BRIDGE DIE IN SUBSTRATE CORE LAYER
- Publication number 20250183178
- Publication date Jun 5, 2025
- QUALCOMM Incorporated
- Joan Rey Villarba BUOT
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Application
PACKAGING SUBSTRATE AND MANUFACTURING METHOD OF PACKAGING SUBSTRATE
- Publication number 20250183181
- Publication date Jun 5, 2025
- ABSOLICS INC.
- Sungjin KIM
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Application
PACKAGE STRUCTURE
- Publication number 20250183197
- Publication date Jun 5, 2025
- Advanced Semiconductor Engineering, Inc.
- Cheng-Yuan KUNG
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Application
POWER STAGE PACKAGE WITH HALF BRIDGE-CONNECTED TRANSISTOR CHIPS AND...
- Publication number 20250183232
- Publication date Jun 5, 2025
- INFINEON TECHNOLOGIES AG
- Angela KESSLER
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Application
MICROELECTRONIC ASSEMBLIES WITH THROUGH-GLASS VIA STRESS ALLEVIATIO...
- Publication number 20250183182
- Publication date Jun 5, 2025
- Bohan Shan
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Application
SEMICONDUCTOR PACKAGES WITH CHIP STACK
- Publication number 20250183219
- Publication date Jun 5, 2025
- Samsung Electronics Co., Ltd.
- Hyunho Chu
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Application
CROSS-WAFER RDLS IN CONSTRUCTED WAFERS
- Publication number 20250183058
- Publication date Jun 5, 2025
- Taiwan Semiconductor Manufacturing Co., Ltd.
- Chen-Hua Yu
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Application
NESTED ARCHITECTURES FOR ENHANCED HETEROGENEOUS INTEGRATION
- Publication number 20250174523
- Publication date May 29, 2025
- Intel Corporation
- Ravindranath MAHAJAN
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Application
SEMICONDUCTOR PACKAGE
- Publication number 20250174600
- Publication date May 29, 2025
- Samsung Electronics Co., Ltd.
- Donghoon WON
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Application
METHOD OF TESTING SEMICONDUCTOR PACKAGE
- Publication number 20250174499
- Publication date May 29, 2025
- Taiwan Semiconductor Manufacturing company Ltd.
- CHI-HUI LAI
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Application
EMBEDDED THREE-DIMENSIONAL FAN-OUT PACKAGE STRUCTURE AND PREPARATIO...
- Publication number 20250174565
- Publication date May 29, 2025
- SHENZHEN XIUYUAN ELECTRONIC TECHNOLOGY CO., LTD.
- Wei ZHENG
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Application
SEMICONDUCTOR PACKAGE
- Publication number 20250167084
- Publication date May 22, 2025
- Dongkyu Kim
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Application
MULTIDIE FLIP CHIP PACKAGE WITH HEAT SINK
- Publication number 20250167067
- Publication date May 22, 2025
- STMicroelectronics International N.V.
- Jefferson Sismundo TALLEDO
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Application
BUILD-UP FILM AND PRE-PREG SUBSTRATES IN ISOLATION PACKAGES
- Publication number 20250167125
- Publication date May 22, 2025
- TEXAS INSTRUMENTS INCORPORATED
- Sylvester ANKAMAH-KUSI
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Application
PACKAGE STRUCTURE AND METHODS OF MANUFACTURING THE SAME
- Publication number 20250167138
- Publication date May 22, 2025
- Taiwan Semiconductor Manufacturing Company, Ltd.
- Shu-Shen Yeh
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Application
INTEGRATED CIRCUIT PACKAGE AND METHOD OF FORMING SAME
- Publication number 20250167159
- Publication date May 22, 2025
- Taiwan Semiconductor Manufacturing Co., Ltd.
- Jiun Yi WU
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Application
SEMICONDUCTOR PACKAGE
- Publication number 20250167098
- Publication date May 22, 2025
- Samsung Electronics Co., Ltd.
- Kyoung Lim Suk
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Application
PACKAGE STRUCTURE
- Publication number 20250157949
- Publication date May 15, 2025
- Taiwan Semiconductor Manufacturing Company, Ltd.
- Po-Chen LAI
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Application
HIGH DENSITY INTERCONNECTION USING FANOUT INTERPOSER CHIPLET
- Publication number 20250157939
- Publication date May 15, 2025
- Apple Inc.
- Jun Zhai
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Application
Chip Package Structure and Manufacturing Method Therefor
- Publication number 20250157945
- Publication date May 15, 2025
- Huawei Technologies Co., Ltd
- Xuan Wang
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Application
SEMICONDUCTOR PACKAGE
- Publication number 20250157983
- Publication date May 15, 2025
- SAMSUNG ELECTRONICS CO., LTD.
- HYUNGJUN JEON
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Application
SEMICONDUCTOR PACKAGE WITH HIGH ROUTING DENSITY PATCH
- Publication number 20250157985
- Publication date May 15, 2025
- Amkor Technology Singapore Holding Pte. Ltd.
- Michael Kelly
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Application
SEMICONDUCTOR PACKAGES
- Publication number 20250157996
- Publication date May 15, 2025
- Samsung Electronics Co., Ltd.
- Hyunsoo Chung
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Application
SEMICONDUCTOR STRUCTURE HAVING TSV AND MANUFACTURING METHOD THEREOF
- Publication number 20250157887
- Publication date May 15, 2025
- Taiwan Semiconductor Manufacturing Company, Ltd.
- Li-Hsien Huang
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Application
PACKAGE STRUCTURE AND TESTING METHOD
- Publication number 20250155498
- Publication date May 15, 2025
- Advanced Semiconductor Engineering, Inc.
- Chen-Chao WANG
- G01 - MEASURING TESTING
Information Patent Application
PACKAGE STRUCTURES
- Publication number 20250157870
- Publication date May 15, 2025
- Taiwan Semiconductor Manufacturing Company, Ltd.
- Jing-Cheng Lin
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Application
POWER CONVERSION DEVICE
- Publication number 20250157937
- Publication date May 15, 2025
- Hitachi Astemo, Ltd.
- Takahiro ARAKI
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Application
METHOD OF FORMING SEMICONDUCTOR PACKAGE
- Publication number 20250158004
- Publication date May 15, 2025
- Taiwan Semiconductor Manufacturing Company, Ltd.
- Chen-Hua Yu
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Application
CONNECTION STRUCTURE AND METHOD OF FORMING THE SAME
- Publication number 20250157910
- Publication date May 15, 2025
- Samsung Electronics Co., Ltd.
- Jongyoun KIM
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Application
POWER MODULE
- Publication number 20250157863
- Publication date May 15, 2025
- Delta Electronics, Inc.
- Jung-Li CHEN
- H01 - BASIC ELECTRIC ELEMENTS

Multilayer substrates

Industry

Parent Industries

Current Industry

Patents Grantslast 30 patents

Semiconductor package

Package structure with underfill

Chip package and manufacturing method thereof

Semiconductor chip including through electrode, and semiconductor p...

Chip package and method of forming the same

Antenna in package having antenna on package substrate

Circuit board assembly and manufacturing method thereof

Semiconductor package structure and semiconductor manufacturing pro...

Sideband interface for die-to-die interconnects

Semiconductor structure and manufacturing method thereof

Heat dissipating features for laser drilling process

Bonded structure with interconnect structure

Systems and methods for data recorder for inverter for electric veh...

Method of forming RDLs and structure formed thereof

Systems and methods for an interlocking feature on a power module

Package substrate, electronic device package and method for manufac...

Package structure and manufacturing method thereof

Wiring structure including low- and high-density conductive structures

Methods of manufacturing a fan-out panel level semiconductor package

Electronic device and manufacturing method thereof

Chiplet first architecture for die tiling applications

Photonic wafer communication systems and related packages

Chip to chip interconnect beyond sealring boundary

Integrating and accessing passive components in wafer-level packages

Package-on-package device

Interposer with die to die bridge solution and methods of forming t...

Semiconductor package including outer conductive plate

Aligning bumps in fan-out packaging process

Semiconductor device having a heat dissipation structure connected...

Inorganic-based embedded-die layers for modular semiconductive devices

Patents Applicationslast 30 patents

BRIDGE DIE IN SUBSTRATE CORE LAYER

PACKAGING SUBSTRATE AND MANUFACTURING METHOD OF PACKAGING SUBSTRATE

PACKAGE STRUCTURE

POWER STAGE PACKAGE WITH HALF BRIDGE-CONNECTED TRANSISTOR CHIPS AND...

MICROELECTRONIC ASSEMBLIES WITH THROUGH-GLASS VIA STRESS ALLEVIATIO...

SEMICONDUCTOR PACKAGES WITH CHIP STACK

CROSS-WAFER RDLS IN CONSTRUCTED WAFERS

NESTED ARCHITECTURES FOR ENHANCED HETEROGENEOUS INTEGRATION

SEMICONDUCTOR PACKAGE

METHOD OF TESTING SEMICONDUCTOR PACKAGE

EMBEDDED THREE-DIMENSIONAL FAN-OUT PACKAGE STRUCTURE AND PREPARATIO...

SEMICONDUCTOR PACKAGE

MULTIDIE FLIP CHIP PACKAGE WITH HEAT SINK

BUILD-UP FILM AND PRE-PREG SUBSTRATES IN ISOLATION PACKAGES

PACKAGE STRUCTURE AND METHODS OF MANUFACTURING THE SAME

INTEGRATED CIRCUIT PACKAGE AND METHOD OF FORMING SAME

SEMICONDUCTOR PACKAGE

PACKAGE STRUCTURE

HIGH DENSITY INTERCONNECTION USING FANOUT INTERPOSER CHIPLET

Chip Package Structure and Manufacturing Method Therefor

SEMICONDUCTOR PACKAGE

SEMICONDUCTOR PACKAGE WITH HIGH ROUTING DENSITY PATCH

SEMICONDUCTOR PACKAGES

SEMICONDUCTOR STRUCTURE HAVING TSV AND MANUFACTURING METHOD THEREOF

PACKAGE STRUCTURE AND TESTING METHOD

PACKAGE STRUCTURES

POWER CONVERSION DEVICE

METHOD OF FORMING SEMICONDUCTOR PACKAGE

CONNECTION STRUCTURE AND METHOD OF FORMING THE SAME

POWER MODULE