Testing of digital circuits

Industry

CPC
G01R31/317

This industry / category may be too specific. Please go to a parent level for more data

Parent Industries

GPHYSICS G01Measuring instruments G01RMEASURING ELECTRIC VARIABLES MEASURING MAGNETIC VARIABLES G01R31/00Arrangements for testing electric properties Arrangements for locating electric faults Arrangements for electrical testing characterised by what is being tested not provided for elsewhere

Current Industry

G01R31/317Testing of digital circuits

Industries

Please log in for detailed analytics

Patents Grantslast 30 patents

Information Patent Grant
Yield improvements for three-dimensionally stacked neural network a...
- Patent number 12,292,473
- Issue date May 6, 2025
- Google LLC
- Andreas Georg Nowatzyk
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Automated test equipment comprising a device under test loopback an...
- Patent number 12,287,366
- Issue date Apr 29, 2025
- Advantest Corporation
- Andreas Hantsch
- G01 - MEASURING TESTING
Information Patent Grant
Method for generating a signal test specification, data processing...
- Patent number 12,287,368
- Issue date Apr 29, 2025
- Rohde & Schwarz GmbH & Co. KG
- Markus Herdin
- G01 - MEASURING TESTING
Information Patent Grant
Data gating using scan enable pin
- Patent number 12,287,370
- Issue date Apr 29, 2025
- Apple Inc.
- FNU Rajeev Kumar
- G01 - MEASURING TESTING
Information Patent Grant
GaN HEMT device for irradiation damage detection and detection and...
- Patent number 12,287,360
- Issue date Apr 29, 2025
- Nanjing University
- Feng Zhou
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Grant
Component die validation built-in self-test (VBIST) engine
- Patent number 12,282,064
- Issue date Apr 22, 2025
- Ampere Computing LLC
- Sandeep Brahmadathan
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Testing system and testing method
- Patent number 12,276,698
- Issue date Apr 15, 2025
- ASMedia Technology Inc.
- Te-Ming Kung
- G01 - MEASURING TESTING
Information Patent Grant
Debug probe for measuring at least one property of a target system
- Patent number 12,270,855
- Issue date Apr 8, 2025
- ARM Limited
- Christopher James Styles
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Detection circuit and detection method
- Patent number 12,270,856
- Issue date Apr 8, 2025
- Realtek Semiconductor Corporation
- Chun-Yi Kuo
- H03 - BASIC ELECTRONIC CIRCUITRY
Information Patent Grant
Signal integrity monitoring system
- Patent number 12,270,857
- Issue date Apr 8, 2025
- Synopsys, Inc.
- Firooz Massoudi
- H03 - BASIC ELECTRONIC CIRCUITRY
Information Patent Grant
Error rate measurement apparatus and error rate measurement method
- Patent number 12,265,120
- Issue date Apr 1, 2025
- Anritsu Corporation
- Hiroyuki Onuma
- G01 - MEASURING TESTING
Information Patent Grant
Test time reduction in circuits with redundancy flip-flops
- Patent number 12,265,124
- Issue date Apr 1, 2025
- STMICROELECTRONICS INTERNATIONAL N.V.
- Sandeep Jain
- G01 - MEASURING TESTING
Information Patent Grant
System and method for separation and classification of signals usin...
- Patent number 12,265,125
- Issue date Apr 1, 2025
- Tektronix, Inc.
- John J. Pickerd
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Memory profiler for emulation
- Patent number 12,265,122
- Issue date Apr 1, 2025
- Synopsys, Inc.
- Prashant Kumar Mishra
- G01 - MEASURING TESTING
Information Patent Grant
Adhesive composition and methods of forming the same
- Patent number 12,258,495
- Issue date Mar 25, 2025
- Saint-Gobain Performance Plastics Corporation
- Nicky Chan
- C09 - DYES PAINTS POLISHES NATURAL RESINS ADHESIVES MISCELLANEOUS COMPOSITION...
Information Patent Grant
Clock recovery unit adjustment
- Patent number 12,255,979
- Issue date Mar 18, 2025
- Keysight Technologies, Inc.
- Marlin E. Viss
- H03 - BASIC ELECTRONIC CIRCUITRY
Information Patent Grant
Integrated circuit applicable to performing system protection throu...
- Patent number 12,254,125
- Issue date Mar 18, 2025
- Realtek Semiconductor Corp.
- Chang-Hsien Tai
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Mechanism capable of performing on-chip test and verification
- Patent number 12,253,564
- Issue date Mar 18, 2025
- Silicon Motion, Inc.
- Tse-Yen Liu
- G01 - MEASURING TESTING
Information Patent Grant
Processing system, related integrated circuit, device and method
- Patent number 12,253,562
- Issue date Mar 18, 2025
- STMicroelectronics Application GmbH
- Roberto Colombo
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Device and method for measuring a duty cycle of a clock signal
- Patent number 12,253,563
- Issue date Mar 18, 2025
- Taiwan Semiconductor Manufacturing Company, Ltd
- Eric Soenen
- H03 - BASIC ELECTRONIC CIRCUITRY
Information Patent Grant
Semiconductor device, debug system, and debug method
- Patent number 12,253,561
- Issue date Mar 18, 2025
- Renesas Electronics Corporation
- Masahide Matsumoto
- G01 - MEASURING TESTING
Information Patent Grant
Detecting a function section in a representation of a quantum circuit
- Patent number 12,248,020
- Issue date Mar 11, 2025
- CLASSIQ TECHNOLOGIES LTD.
- Amir Naveh
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Debug trace microsectors
- Patent number 12,248,021
- Issue date Mar 11, 2025
- Altera Corporation
- Sean R. Atsatt
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Method and apparatus for detecting defective logic devices
- Patent number 12,248,022
- Issue date Mar 11, 2025
- Taiwan Semiconductor Manufacturing Company Ltd.
- Chi-Che Wu
- G01 - MEASURING TESTING
Information Patent Grant
Method and apparatus for capture clock control to minimize toggling...
- Patent number 12,241,931
- Issue date Mar 4, 2025
- MARVELL ASIA PTE. LTD.
- Balaji Upputuri
- G01 - MEASURING TESTING
Information Patent Grant
Testing method and testing system
- Patent number 12,237,029
- Issue date Feb 25, 2025
- NANYA TECHNOLOGY CORPORATION
- Bo Jung Peng
- G11 - INFORMATION STORAGE
Information Patent Grant
Test system that converts command syntaxes
- Patent number 12,235,317
- Issue date Feb 25, 2025
- Teradyne, Inc.
- Richard W. Fanning
- G01 - MEASURING TESTING
Information Patent Grant
Methods for determining and calibrating non-linearity in a Phase In...
- Patent number 12,235,318
- Issue date Feb 25, 2025
- Samsung Electronics Co., Ltd.
- Gunjan Mandal
- G01 - MEASURING TESTING
Information Patent Grant
System and method for fault sequence recording
- Patent number 12,235,319
- Issue date Feb 25, 2025
- Texas Instruments Incorporated
- Abhinay Patil
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Method and circuit for performing error detection on a clock gated...
- Patent number 12,229,002
- Issue date Feb 18, 2025
- Imagination Technologies Limited
- Faizan Nazar
- G06 - COMPUTING CALCULATING COUNTING

Patents Applicationslast 30 patents

Information Patent Application
ELECTRONIC DEVICE
- Publication number 20250147102
- Publication date May 8, 2025
- INFINEON TECHNOLOGIES AG
- Wei Wang
- G01 - MEASURING TESTING
Information Patent Application
BATTERY MANAGEMENT MODULE AND METHOD FOR DETECTING DEFECTIVE NAND G...
- Publication number 20250147100
- Publication date May 8, 2025
- Samsung SDI Co., Ltd.
- Jin Cheol BAE
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Application
TEST DEVICE, OPERATING METHOD OF TEST DEVICE, AND SEMICONDUCTOR DEV...
- Publication number 20250149107
- Publication date May 8, 2025
- Samsung Electronics Co., Ltd.
- Sehoon Park
- G11 - INFORMATION STORAGE
Information Patent Application
CHIP TESTING METHOD AND APPARATUS
- Publication number 20250147101
- Publication date May 8, 2025
- XIAMEN INDUSTRIAL TECHNOLOGY RESEARCH INSTITUTE CO., LTD.
- Yonghong HUANG
- G01 - MEASURING TESTING
Information Patent Application
METHOD OF MONITORING A CLOCK SIGNAL
- Publication number 20250138577
- Publication date May 1, 2025
- ARM Limited
- Amit Chhabra
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
PROBE CARD INCLUDING POWER COMPENSATION CIRCUIT AND TEST SYSTEM INC...
- Publication number 20250138088
- Publication date May 1, 2025
- Samsung Electronics Co., Ltd.
- Seongkwan Lee
- G01 - MEASURING TESTING
Information Patent Application
METHODS AND DEVICES FOR ANALYZING A DEVICE-UNDER-TEST
- Publication number 20250138089
- Publication date May 1, 2025
- ROHDE & SCHWARZ GMBH & CO. KG
- Gerd BRESSER
- G01 - MEASURING TESTING
Information Patent Application
AT-SPEED TEST ACCESS PORT OPERATIONS
- Publication number 20250130278
- Publication date Apr 24, 2025
- TEXAS INSTRUMENTS INCORPORATED
- Lee D. Whetsel
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
JITTER MEASUREMENT CIRCUIT AND JITTER MEASUREMENT METHOD
- Publication number 20250123327
- Publication date Apr 17, 2025
- IUCF-HYU (INDUSTRY-UNIVERSITY COOPERATION FOUNDATION HANYANG UNIVERSITY)
- Hyungdong ROH
- G01 - MEASURING TESTING
Information Patent Application
SYSTEM FOR AUTOMATED DATA RETRIEVAL FROM AN INTEGRATED CIRCUIT FOR...
- Publication number 20250123329
- Publication date Apr 17, 2025
- NVIDIA Corporation
- Padmanabham Patki
- G01 - MEASURING TESTING
Information Patent Application
Boundary Scan Power Up Voltage Level Configuration
- Publication number 20250123328
- Publication date Apr 17, 2025
- Ching Sia Lim
- G01 - MEASURING TESTING
Information Patent Application
SYSTEM AND METHOD FOR GENERATING CLOCK PULSES FOR AT-SPEED TESTING...
- Publication number 20250116703
- Publication date Apr 10, 2025
- NXP B.V.
- Chandan Gupta
- H03 - BASIC ELECTRONIC CIRCUITRY
Information Patent Application
PHOTONIC WAFER LEVEL TESTING SYSTEMS, DEVICES, AND METHODS OF OPERA...
- Publication number 20250116570
- Publication date Apr 10, 2025
- STMicroelectronics S.r.l.
- Marco Piazza
- G01 - MEASURING TESTING
Information Patent Application
CLOCK SYNCHRONIZATION CIRCUIT
- Publication number 20250116702
- Publication date Apr 10, 2025
- TEXAS INSTRUMENTS INCORPORATED
- David P MAGEE
- G01 - MEASURING TESTING
Information Patent Application
FLEXIBLE TEST INSTRUCTION SET ARCHITECTURE
- Publication number 20250116701
- Publication date Apr 10, 2025
- Signature IP Corporation
- Shivam Mehra
- G01 - MEASURING TESTING
Information Patent Application
METHOD AND APPARATUS TO DETECT COMPUTING SYSTEM HARDWARE DEFECTS US...
- Publication number 20250110175
- Publication date Apr 3, 2025
- Intel Corporation
- Rakesh KANDULA
- G01 - MEASURING TESTING
Information Patent Application
FAULT DETECTION CIRCUIT
- Publication number 20250110176
- Publication date Apr 3, 2025
- TEXAS INSTRUMENTS INCORPORATED
- Weibing Jing
- G01 - MEASURING TESTING
Information Patent Application
TESTING MULTI-CYCLE PATHS BASED ON CLOCK PATTERN
- Publication number 20250102570
- Publication date Mar 27, 2025
- ADVANCED MICRO DEVICES, INC.
- Nehal Patel
- G01 - MEASURING TESTING
Information Patent Application
CIRCUIT CONVERSION METHOD, LATCH CIRCUIT, AND C-ELEMENT CIRCUIT
- Publication number 20250102572
- Publication date Mar 27, 2025
- Sony Semiconductor Solutions Corporation
- Yuji Kaba
- H03 - BASIC ELECTRONIC CIRCUITRY
Information Patent Application
FAILURE DETECTION CIRCUIT, SEMICONDUCTOR DEVICE AND FAILURE DETECTI...
- Publication number 20250102571
- Publication date Mar 27, 2025
- RENESAS ELECTRONICS CORPORATION
- Akira MIYAGUCHI
- H03 - BASIC ELECTRONIC CIRCUITRY
Information Patent Application
3D TAP & SCAN PORT ARCHITECTURES
- Publication number 20250102569
- Publication date Mar 27, 2025
- TEXAS INSTRUMENTS INCORPORATED
- Lee D. Whetsel
- G01 - MEASURING TESTING
Information Patent Application
TEST TIME REDUCTION IN CIRCUITS WITH REDUNDANCY FLIP-FLOPS
- Publication number 20250102574
- Publication date Mar 27, 2025
- STMicroelectronics International N.V.
- Sandeep Jain
- G01 - MEASURING TESTING
Information Patent Application
APPARATUS FOR TESTING A DEVICE UNDER TEST SEPARATING ERRORS WITHIN...
- Publication number 20250093414
- Publication date Mar 20, 2025
- Advantest Corporation
- Michael BRAUN
- G01 - MEASURING TESTING
Information Patent Application
METHOD AND SYSTEM FOR CONTROLLING ACTIONS OF TESTBENCH COMPONENTS W...
- Publication number 20250093415
- Publication date Mar 20, 2025
- HCL America Inc.
- MANICKAM MUTHIAH
- G01 - MEASURING TESTING
Information Patent Application
Scan Data Transfer Circuits for Multi-die Chip Testing
- Publication number 20250093416
- Publication date Mar 20, 2025
- Apple Inc.
- Bo Yang
- G01 - MEASURING TESTING
Information Patent Application
BI-DIRECTIONAL SCAN FLIP-FLOP CIRCUIT AND METHOD
- Publication number 20250096783
- Publication date Mar 20, 2025
- Taiwan Semiconductor Manufacturing Company, Ltd.
- Huaixin XIAN
- H03 - BASIC ELECTRONIC CIRCUITRY
Information Patent Application
TEST APPARATUS AND TEST METHOD
- Publication number 20250095763
- Publication date Mar 20, 2025
- KIOXIA Corporation
- Michiru HOGYOKU
- G11 - INFORMATION STORAGE
Information Patent Application
APPARATUSES AND METHODS FOR FACILIATATING A DYNAMIC CLOCK FREQUENCY...
- Publication number 20250085344
- Publication date Mar 13, 2025
- NXP B.V.
- CHANDAN GUPTA
- G01 - MEASURING TESTING
Information Patent Application
DATA CORRECTION AND PHASE OPTIMIZATION IN HIGH-SPEED RECEIVERS
- Publication number 20250085345
- Publication date Mar 13, 2025
- DIODES INCORPORATED
- Yu-Wei Lin
- H04 - ELECTRIC COMMUNICATION TECHNIQUE
Information Patent Application
FUNCTIONAL TESTING DEVICE
- Publication number 20250085342
- Publication date Mar 13, 2025
- INVENTEC (PUDONG) TECHNOLOGY CORPORATION
- Chih-Jen CHIN
- G01 - MEASURING TESTING

Testing of digital circuits

Industry

Parent Industries

Current Industry

Patents Grantslast 30 patents

Yield improvements for three-dimensionally stacked neural network a...

Automated test equipment comprising a device under test loopback an...

Method for generating a signal test specification, data processing...

Data gating using scan enable pin

GaN HEMT device for irradiation damage detection and detection and...

Component die validation built-in self-test (VBIST) engine

Testing system and testing method

Debug probe for measuring at least one property of a target system

Detection circuit and detection method

Signal integrity monitoring system

Error rate measurement apparatus and error rate measurement method

Test time reduction in circuits with redundancy flip-flops

System and method for separation and classification of signals usin...

Memory profiler for emulation

Adhesive composition and methods of forming the same

Clock recovery unit adjustment

Integrated circuit applicable to performing system protection throu...

Mechanism capable of performing on-chip test and verification

Processing system, related integrated circuit, device and method

Device and method for measuring a duty cycle of a clock signal

Semiconductor device, debug system, and debug method

Detecting a function section in a representation of a quantum circuit

Debug trace microsectors

Method and apparatus for detecting defective logic devices

Method and apparatus for capture clock control to minimize toggling...

Testing method and testing system

Test system that converts command syntaxes

Methods for determining and calibrating non-linearity in a Phase In...

System and method for fault sequence recording

Method and circuit for performing error detection on a clock gated...

Patents Applicationslast 30 patents

ELECTRONIC DEVICE

BATTERY MANAGEMENT MODULE AND METHOD FOR DETECTING DEFECTIVE NAND G...

TEST DEVICE, OPERATING METHOD OF TEST DEVICE, AND SEMICONDUCTOR DEV...

CHIP TESTING METHOD AND APPARATUS

METHOD OF MONITORING A CLOCK SIGNAL

PROBE CARD INCLUDING POWER COMPENSATION CIRCUIT AND TEST SYSTEM INC...

METHODS AND DEVICES FOR ANALYZING A DEVICE-UNDER-TEST

AT-SPEED TEST ACCESS PORT OPERATIONS

JITTER MEASUREMENT CIRCUIT AND JITTER MEASUREMENT METHOD

SYSTEM FOR AUTOMATED DATA RETRIEVAL FROM AN INTEGRATED CIRCUIT FOR...

Boundary Scan Power Up Voltage Level Configuration

SYSTEM AND METHOD FOR GENERATING CLOCK PULSES FOR AT-SPEED TESTING...

PHOTONIC WAFER LEVEL TESTING SYSTEMS, DEVICES, AND METHODS OF OPERA...

CLOCK SYNCHRONIZATION CIRCUIT

FLEXIBLE TEST INSTRUCTION SET ARCHITECTURE

METHOD AND APPARATUS TO DETECT COMPUTING SYSTEM HARDWARE DEFECTS US...

FAULT DETECTION CIRCUIT

TESTING MULTI-CYCLE PATHS BASED ON CLOCK PATTERN

CIRCUIT CONVERSION METHOD, LATCH CIRCUIT, AND C-ELEMENT CIRCUIT

FAILURE DETECTION CIRCUIT, SEMICONDUCTOR DEVICE AND FAILURE DETECTI...

3D TAP & SCAN PORT ARCHITECTURES

TEST TIME REDUCTION IN CIRCUITS WITH REDUNDANCY FLIP-FLOPS

APPARATUS FOR TESTING A DEVICE UNDER TEST SEPARATING ERRORS WITHIN...

METHOD AND SYSTEM FOR CONTROLLING ACTIONS OF TESTBENCH COMPONENTS W...

Scan Data Transfer Circuits for Multi-die Chip Testing

BI-DIRECTIONAL SCAN FLIP-FLOP CIRCUIT AND METHOD

TEST APPARATUS AND TEST METHOD

APPARATUSES AND METHODS FOR FACILIATATING A DYNAMIC CLOCK FREQUENCY...

DATA CORRECTION AND PHASE OPTIMIZATION IN HIGH-SPEED RECEIVERS

FUNCTIONAL TESTING DEVICE