This application claims the benefit of Taiwan application Serial No. 100130118, filed Aug. 23, 2011, the subject matter of which is incorporated herein by reference.
1. Field of the Invention
The invention relates in general to a ball grid array formed on a printed circuit board, and more particularly, to a ball grid array having good ground shielding.
2. Description of the Related Art
To electrically connect a ball grid array (BGA) packaged chip to a printed circuit board, the printed circuit board must be provided with a ball grid array corresponding to the packaged chip. The ball grid array on the printed circuit board is formed by a plurality of solder balls, few of which are connected to ground so as to ground shield the remaining solder balls. However, an arrangement of a ball grid array on a printed circuit board is not necessarily regularly patterned. That is, a shape of the ball grid array as well as the number and positions of the grounded solder balls may vary along with different chips.
As described above, since a conventional arrangement of solder balls is not fixed to a regulated pattern, and solder balls may be scattered with a low density, thus, the usable area of the printed circuit board is often under-utilized. Further, a custom design of a ball grid array is unlikely to be repeatedly used, and human resources are required for verifying performance of a ball grid array.
To solve the foregoing issues, the invention is directed to a ball grid array having a more regulated bailout arrangement and occupying a smaller area on a printed circuit board.
According to an embodiment of the present invention, a ball grid array formed on a printed circuit board is provided. The ball grid array includes a first bailout module and a second bailout module. The first bailout module includes a plurality of first solder balls arranged as an array. Two among the first solder balls are grounded, and remaining of the first solder balls are disposed within a shielding area defined by the two grounded first solder balls. The second bailout module includes a plurality of second solder balls. Two among the second solder balls are grounded, and remaining of the second solder balls are disposed within a shielding area defined by the two grounded second solder balls. The first bailout module and the second bailout module deploy substantially a same bailout arrangement, which is associated with relative positions of the two grounded solder balls and the remaining solder balls that are not grounded in each bailout module.
According to another embodiment of the present invention, a ball grid array formed on a printed circuit board is provided. The ball grid array includes a plurality of bailout modules. At least one of the bailout modules includes a plurality of solder balls arranged as an array having more than five rows. A first row of the bailout module faces a signal input wire on the printed circuit board inputting into the bailout module, only one solder ball of the first five rows of the bailout module is grounded, and remaining of the solder balls of the first five rows are within a shielding area defined by the grounded solder ball. The plurality of bailout modules deploy substantially a same bailout arrangement, which is associated with relative positions of the grounded solder ball and the remaining solder balls that are not grounded in each bailout module.
The above and other aspects of the invention will become better understood with regard to the following detailed description of the preferred but non-limiting embodiments. The following description is made with reference to the accompanying drawings.
Each straight line is approximately twice of a distance between two solder balls, and the
As observed from
In an embodiment, the printed circuit board 102 may be a two-layer board, and the ball grid array 100 is applied to a double-data-rate (DDR) dynamic random access memory (DRAM).
Further, when the ball grid array 100 is applied to DDR2/DDR3, only 48 signal solder balls are required. In the occurrence of a bailout conflict in the design with peripheral elements, a slight modification may be made to the second bailout module 120 and the third bailout module 130 in
It should be noted that, the bailout arrangement of the ball grid array 500 in
Further, in another embodiment, the printed circuit board 502 may be a four-layer board, and the ball grid array 500 is applied to a DDR DRAM.
In conclusion, the ball grid array formed on a printed circuit board provided by the present invention has a more regulated bailout arrangement and thus achieves satisfactory shielding through a minimum number of grounded solder balls and a smallest area on the printed circuit board. Therefore, compared to a conventional ball grid array having irregular patterns, the present invention can be repeated utilized for reducing human resources needed for verifying the performance of the ball grid array.
While the invention has been described by way of example and in terms of the preferred embodiments, it is to be understood that the invention is not limited thereto. On the contrary, it is intended to cover various modifications and similar arrangements and procedures, and the scope of the appended claims therefore should be accorded the broadest interpretation so as to encompass all such modifications and similar arrangements and procedures.
Number | Date | Country | Kind |
---|---|---|---|
100130118 A | Aug 2011 | TW | national |
Number | Name | Date | Kind |
---|---|---|---|
5424492 | Petty et al. | Jun 1995 | A |
5773856 | Bearden et al. | Jun 1998 | A |
6194668 | Horiuchi et al. | Feb 2001 | B1 |
6198635 | Shenoy et al. | Mar 2001 | B1 |
6373139 | Clark | Apr 2002 | B1 |
7095107 | Ramakrishnan et al. | Aug 2006 | B2 |
7405946 | Hall et al. | Jul 2008 | B2 |
7501341 | Von Herzen | Mar 2009 | B1 |
7569428 | Isa et al. | Aug 2009 | B2 |
7816610 | Li | Oct 2010 | B2 |
20080257583 | Li | Oct 2008 | A1 |
Number | Date | Country |
---|---|---|
200531611 | Sep 2005 | TW |
200842635 | Nov 2008 | TW |
Entry |
---|
Author: Sharp, Sr. Marketing Manager, Xilinx, Inc. Author: Panch Chadrasekaran, Connectivity Marketing Manager, Xilinx, Inc. Managing Signal Integrity being heard above the noise. Jul. 2005 XILINX Issue 1 pp. 5-7. |
Author: Steven Sharp, Sr. Marketing Manager, Xilinx, Inc. Author: Panch Chadrasekaran, Connectivity Marketing Manager, Xilinx, Inc. Managing Signal Integrity being heard above the noise. Jul. 2005 XILINX Issue 1 pp. 5-7. |
Application note. AN-114-5.1 Altera Corporation Dec. 2007 Vo. 5.1 Designing With High-Density BGA Packages for Altera Devices. |
Taiwan Intellectual Property Office, “Office Action”, Jul. 26, 2013. |
Number | Date | Country | |
---|---|---|---|
20130048364 A1 | Feb 2013 | US |