The above and other aspects and advantages of the present invention will become more apparent by describing in detail exemplary embodiments with reference to the attached drawings.
Hereinafter, exemplary embodiments of the present invention will be described in detail with reference to the accompanying drawings. Like reference numerals denote like elements throughout the drawings.
The sense amplifier blocks SA1 through SAn are respectively located between memory cell regions MCA in which a plurality of memory cells are arranged. The PSA drivers 30 are distributed in a bit line sense amplifier region in which a bit line sense amplifier is located in order to improve the sensing capability of a PMOS sense amplifier PSA. For example, each of the PSA drivers 30 may be located for every two or more sense amplifier blocks. Each of the PSA drivers 30 is located between an NMOS transistor that constitutes a first column selection unit CS1 of one of the sense amplifier blocks SA1 through SAn, and PMOS transistors that constitute a PMOS sense amplifier PSA of one of the PMOS transistor sense amplifier blocks SA1 through SAn.
As illustrated in
The NSA driver 40 (second voltage driver) includes an NMOS transistor that is larger than a PMOS transistor included in the PSA driver 30, and is located in a conjunction region CONJ between sub-word line driver regions SWD. In the sub-word line driver regions SWD, a sub-word line driver is located to drive a sub-word line connected to a cell transistor of a memory cell in the memory cell region MCA. The sub-word line is connected to a main word line via a sub-word line driver. In the conjunction region CONJ, a control circuit is located to control the sub-word line driver and the bit line sense amplifier.
The NMOS transistor of the NSA driver 40 is located in the conjunction region CONJ in which a layout of a MOS transistor can be performed more easily than the bit line sense amplifier region and in which a P-type substrate is formed. And thus, the size of the NMOS transistor of the NSA driver 40 may be increased without necessarily needing to increase the size of the semiconductor memory device. Accordingly, the large NMOS transistor, with an increased current capacity, for example, of the NSA driver 40 is capable of stably applying ground voltage VSS to the NMOS sense amplifier NSA, while physical sizes are optimized.
The first sense amplifier block SA1 includes the first column selection unit CS1, a PMOS sense amplifier PSA, an NMOS sense amplifier NSA, an equalization unit EQ, a precharge unit PCH, and a second column selection unit CS2.
The first column selection unit CS1 either connects a bit line BL to a local input/output (I/O) line LIO that is connected to a data I/O pin, or disconnects them from each other, in response to a signal transmitted via the first column selection line CSL1. The first column selection unit CS1 includes an NMOS transistor.
The PMOS sense amplifier PSA senses and amplifies a signal difference between the bit line BL and a complementary bit line BLB, in response to a power source voltage VDD applied via the power source voltage supply line LA. The PMOS sense amplifier PSA includes PMOS transistors. The PSA drivers 30 applies the power source voltage VDD to the PMOS sense amplifier PSA via the power source voltage supply line LA, in response to a first sensing enable signal LAE.
The NMOS sense amplifier NSA amplifies the signal difference between the bit line BL and the complementary bit line BLB, in response to the ground voltage VSS applied via a ground voltage supply line LAB. The NMOS sense amplifier NSA includes NMOS transistors. The NSA driver 40 applies the ground voltage VSS to the NMOS sense amplifier NSA via the ground voltage supply line LAB, in response to a second sensing enable signal LABE.
The equalization unit EQ equalizes the voltage of the bit line BL with the voltage of the complementary bit line BLB, in response to a signal transmitted via a precharge/equalization signal line PEQ. The equalization unit EQ includes an NMOS transistor.
The precharge unit PCH precharges the voltages of the bit line BL and the complementary bit line BLB to a precharge voltage, i.e., a power source voltage (VDD)/2, in response to the signal transmitted via the precharge/equalization signal line PEQ. The precharge unit PCH includes NMOS transistors. The precharge voltage is applied via a precharge voltage line VBL.
The second column selection unit CS2 either connects the complementary bit line BLB to a complementary local I/O line LIOB that is connected to the data I/O pin, or disconnects them from each other, in response to a signal transmitted via a second column selection line CSL2. The second column selection unit CS2 includes an NMOS transistor.
The elements of each of the second through nth sense amplifier blocks SA2 through SAn are the same as those of the first sense amplifier block SA 1.
According to an embodiment, a bit line sense amplifier of a semiconductor memory device includes a PSA driver and an NSA driver that are respectively capable of stably applying a power source voltage and a ground voltage, thereby enabling the bit line sense amplifier to stably perform a sensing operation.
Formed in the N-type well NWELL are a high-density N-type (N+) impurity diffusion region 60, the PMOS transistor that constitutes the PSA driver 30, and the PMOS transistor PM1 of PMOS transistors that constitute the PMOS sense amplifier PSA. For convenience of explanation,
A power source voltage VDD (well bias voltage) is applied to the high-density N-type impurity diffusion region 60 so that the P-type substrate PSUB and the N-type well NWELL are not forward-biased.
The PMOS transistor 30 includes a high-density P-type impurity diffusion region (source) connected to the power source voltage VDD, a gate electrode GATE, and a high-density P-type impurity diffusion region (drain). The source of the PMOS transistor 30 is adjacent to the high-density N-type impurity diffusion region 60.
In the embodiment, the PMOS transistor PM1 also includes a high-density P-type impurity diffusion region (source), a gate electrode GATE, and a high-density P-type impurity diffusion region (drain).
Accordingly, in the layout of a bit line sense amplifier of a semiconductor memory device according to the present embodiment, the PMOS transistor 30 and the PMOS transistor PM1 can share the high-density N-type impurity diffusion region 60.
For example,
Referring to
Each of the sense amplifier blocks includes a first column selection unit CS1, a PMOS sense amplifier PSA, an NMOS sense amplifier NSA, an equalization unit EQ, a precharge unit PCH, and a second column selection unit CS2. The first column selection unit CS1, the PMOS sense amplifier PSA, the NMOS sense amplifier NSA, the equalization unit EQ, the precharge unit PCH, and the second column selection unit CS2 illustrated in
The layout CS1L of the first column selection unit CS1, a gate GATE and an active region ACT of the NMOS transistor of the first column selection unit CS1 are illustrated. The layouts of the other MOS transistors are illustrated in the same manner as that of the NMOS transistor of the first column selection unit CS1.
The NMOS transistor of the first column selection unit CS1, the NMOS transistors of the NSA drivers, and the NMOS transistors of the NMOS sense amplifier NSA are formed in a P-type substrate PSUB. The PMOS transistors of the PMOS sense amplifier PSA, the PMOS transistors of the precharge unit PCH, and the PMOS transistor of the equalization unit EQ are formed in an N-type well NWELL in the P-type substrate PSUB.
As illustrated in
Referring to
In the layout CS1L of the first column selection unit CS1, a gate GATE and an active region ACT of the PMOS transistor that constitutes the first column selection unit C1 are illustrated. The layouts of the other MOS transistors are illustrated in the same manner as that of the PMOS transistor of the first column selection unit CS1.
The PMOS transistor of the first column selection unit CS1, the PMOS transistors of the NSA drivers, and the PMOS transistors of the PMOS sense amplifiers PSA are formed in an N-type well NWELL in a P-type substrate PSUB. The NMOS transistors of the NMOS sense amplifier NSA, the NMOS transistors of the precharge unit PCH, and the NMOS transistor of the equalization unit EQ are formed on the P-type substrate PSUB.
As illustrated in
While embodiments of this invention have been particularly shown and described with reference to exemplary embodiments thereof, it will be understood by those skilled in the art that various changes in form and details may be made therein without departing from the spirit and scope of the invention as defined by the appended claims.
Number | Date | Country | Kind |
---|---|---|---|
2006-0079526 | Aug 2006 | KR | national |