Bit line control circuits

Industry

CPC
G11C7/12

This industry / category may be too specific. Please go to a parent level for more data

Parent Industries

GPHYSICS G11Information storage G11CSTATIC STORES G11C7/00Arrangements for writing information into, or reading information out from, a digital store

Current Industry

G11C7/12Bit line control circuits

Industries

Please log in for detailed analytics

Patents Grantslast 30 patents

Information Patent Grant
Computing device, memory controller, and method for performing an i...
- Patent number 12,217,819
- Issue date Feb 4, 2025
- Taiwan Semiconductor Manufacturing Company, Ltd
- Yu-Der Chih
- G11 - INFORMATION STORAGE
Information Patent Grant
Memory device with source line control
- Patent number 12,217,822
- Issue date Feb 4, 2025
- Taiwan Semiconductor Manufacturing Company, Ltd
- Perng-Fei Yuh
- G11 - INFORMATION STORAGE
Information Patent Grant
Signal generator for controlling timing of signal in memory device
- Patent number 12,211,586
- Issue date Jan 28, 2025
- Taiwan Semiconductor Manufacturing Company, Ltd
- Xiu-Li Yang
- G11 - INFORMATION STORAGE
Information Patent Grant
Signed and binary weighted computation for an in-memory computation...
- Patent number 12,211,582
- Issue date Jan 28, 2025
- STMicroelectronics S.r.l.
- Marco Pasotti
- G11 - INFORMATION STORAGE
Information Patent Grant
Semiconductor device
- Patent number 12,211,584
- Issue date Jan 28, 2025
- Semiconductor Energy Laboratory Co., Ltd.
- Yuki Okamoto
- G11 - INFORMATION STORAGE
Information Patent Grant
Partitioned memory architecture with single resistor memory element...
- Patent number 12,211,585
- Issue date Jan 28, 2025
- GLOBALFOUNDRIES U.S. Inc.
- Venkatesh P. Gopinath
- G11 - INFORMATION STORAGE
Information Patent Grant
SRAM with tracking circuitry for reducing active power
- Patent number 12,211,587
- Issue date Jan 28, 2025
- Taiwan Semiconductor Manufacturing Company, Ltd
- Tsung-Hsien Huang
- G11 - INFORMATION STORAGE
Information Patent Grant
Memory system and operating method of memory system
- Patent number 12,205,670
- Issue date Jan 21, 2025
- Taiwan Semiconductor Manufacturing Company, Ltd
- Win-San Khwa
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Memory device, operation method of memory device, and page buffer i...
- Patent number 12,198,782
- Issue date Jan 14, 2025
- Samsung Electronics Co., Ltd.
- Yongsung Cho
- G11 - INFORMATION STORAGE
Information Patent Grant
Sense amplifier circuit, memory device, and operation method thereof
- Patent number 12,190,985
- Issue date Jan 7, 2025
- CHANGXIN MEMORY TECHNOLOGIES, INC.
- KanYu Cao
- G11 - INFORMATION STORAGE
Information Patent Grant
SRAM power-up random number generator
- Patent number 12,190,945
- Issue date Jan 7, 2025
- Taiwan Semiconductor Manufacturing Company, Ltd
- Jui-Che Tsai
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Deferred fractional memory row activation
- Patent number 12,190,990
- Issue date Jan 7, 2025
- RAMBUS INC.
- James E. Harris
- G11 - INFORMATION STORAGE
Information Patent Grant
Model inversion in integrated circuit devices having analog inferen...
- Patent number 12,190,993
- Issue date Jan 7, 2025
- Micron Technology, Inc.
- Poorna Kale
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Memory circuit and method of operating the same
- Patent number 12,183,428
- Issue date Dec 31, 2024
- Taiwan Semiconductor Manufacturing Company, Ltd
- Yi-Tzu Chen
- G11 - INFORMATION STORAGE
Information Patent Grant
Turbo mode SRAM for high performance
- Patent number 12,183,429
- Issue date Dec 31, 2024
- Taiwan Semiconductor Manufacturing Company Limited
- Michael Clinton
- G11 - INFORMATION STORAGE
Information Patent Grant
Bit-cell architecture based in-memory compute
- Patent number 12,183,424
- Issue date Dec 31, 2024
- STMICROELECTRONICS INTERNATIONAL N.V.
- Harsh Rawat
- G11 - INFORMATION STORAGE
Information Patent Grant
Data reading/writing method, memory, storage apparatus, and terminal
- Patent number 12,183,425
- Issue date Dec 31, 2024
- Huawei Technologies Co., Ltd.
- Huifang Jiao
- G11 - INFORMATION STORAGE
Information Patent Grant
Wordline system architecture supporting erase operation and I-V cha...
- Patent number 12,176,053
- Issue date Dec 24, 2024
- GLOBALFOUNDRIES U.S. Inc.
- Ramesh Raghavan
- G11 - INFORMATION STORAGE
Information Patent Grant
Memory device having switching device of page buffer and erase meth...
- Patent number 12,176,058
- Issue date Dec 24, 2024
- Macronix International Co., Ltd.
- Jung-Chuan Ting
- G11 - INFORMATION STORAGE
Information Patent Grant
Semiconductor device configured to store parity data and method of...
- Patent number 12,176,056
- Issue date Dec 24, 2024
- SK hynix Inc.
- Byoung Sung You
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Memory device
- Patent number 12,176,062
- Issue date Dec 24, 2024
- Taiwan Semiconductor Manufacturing Company, Ltd
- He-Zhou Wan
- G11 - INFORMATION STORAGE
Information Patent Grant
Computing-in-memory architecture
- Patent number 12,176,063
- Issue date Dec 24, 2024
- Taiwan Semiconductor Manufacturing Company, Ltd
- Yi-Chun Shih
- G11 - INFORMATION STORAGE
Information Patent Grant
Silicon-on-insulator (SOI) circuitry for low-voltage memory bit-lin...
- Patent number 12,170,110
- Issue date Dec 17, 2024
- Weebit Nano Ltd.
- Lior Dagan
- G11 - INFORMATION STORAGE
Information Patent Grant
Memory device and electronic device
- Patent number 12,170,125
- Issue date Dec 17, 2024
- Taiwan Semiconductor Manufacturing Company, Ltd
- Chien-Yu Huang
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Memory device
- Patent number 12,165,731
- Issue date Dec 10, 2024
- Taiwan Semiconductor Manufacturing Company, Ltd
- Chien-Chen Lin
- G11 - INFORMATION STORAGE
Information Patent Grant
Voltage amplifier based on cascaded charge pump boosting
- Patent number 12,166,459
- Issue date Dec 10, 2024
- Taiwan Semiconductor Manufacturing Company, Ltd
- Chin-Ho Chang
- G11 - INFORMATION STORAGE
Information Patent Grant
Systems and methods for controlling power management operations in...
- Patent number 12,165,739
- Issue date Dec 10, 2024
- Taiwan Semiconductor Manufacturing Company, Ltd
- Sanjeev Kumar Jain
- G11 - INFORMATION STORAGE
Information Patent Grant
Sense amplifier, memory device and operation method thereof
- Patent number 12,165,733
- Issue date Dec 10, 2024
- Taiwan Semiconductor Manufacturing Company, Ltd
- Win-San Khwa
- G11 - INFORMATION STORAGE
Information Patent Grant
Adjustable memory cell reliability management
- Patent number 12,154,655
- Issue date Nov 26, 2024
- Micron Technology, Inc.
- Daniele Balluchi
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Memory circuit with sense amplifier calibration mechanism
- Patent number 12,142,342
- Issue date Nov 12, 2024
- Industrial Technology Research Institute
- Chih-Sheng Lin
- G11 - INFORMATION STORAGE

Patents Applicationslast 30 patents

Information Patent Application
MEMORY DEVICE FOR OUTPUTTING DATA AND METHOD OF OPERATING THE SAME
- Publication number 20250046349
- Publication date Feb 6, 2025
- SK HYNIX INC.
- Su Han LEE
- G11 - INFORMATION STORAGE
Information Patent Application
SELF-TIMED READOUT DRIVER FOR LEAKAGE-BASED PHYSICAL UNCLONABLE FUN...
- Publication number 20250047513
- Publication date Feb 6, 2025
- Jmem Technology Co., Ltd.
- Yu-Chen Lo
- G11 - INFORMATION STORAGE
Information Patent Application
Multibit High Density Read Only Memory Using Multiple Reference Biases
- Publication number 20250029669
- Publication date Jan 23, 2025
- Taalas Inc.
- Ljubisa Bajic
- G11 - INFORMATION STORAGE
Information Patent Application
BALANCED NEGATIVE BITLINE VOLTAGE FOR A WRITE ASSIST CIRCUIT
- Publication number 20250022501
- Publication date Jan 16, 2025
- Taiwan Semiconductor Manufacturing Company, Ltd.
- Jui-Che TSAI
- G11 - INFORMATION STORAGE
Information Patent Application
MEMORY DEVICE AND SEMICONDUCTOR DEVICE
- Publication number 20250014615
- Publication date Jan 9, 2025
- Semiconductor Energy Laboratory Co., Ltd.
- Jun Koyama
- G11 - INFORMATION STORAGE
Information Patent Application
SHARED METAL WIRE CAPACITANCE FOR NEGATIVE BIT-LINE
- Publication number 20240420748
- Publication date Dec 19, 2024
- NVIDIA Corp.
- Cagri Erbagci
- G11 - INFORMATION STORAGE
Information Patent Application
Pre-Charger Circuit of Memory Device and Methods For Operating The...
- Publication number 20240412766
- Publication date Dec 12, 2024
- Taiwan Semiconductor Manufacturing Company, Ltd.
- Masaya Hamada
- G11 - INFORMATION STORAGE
Information Patent Application
IN-MEMORY COMPUTATION DEVICE FOR PERFORMING A SIGNED MAC OPERATION
- Publication number 20240404568
- Publication date Dec 5, 2024
- STMicroelectronics International N.V.
- Riccardo ZURLA
- G11 - INFORMATION STORAGE
Information Patent Application
MEMORY SYSTEM AND OPERATING METHOD OF MEMORY SYSTEM
- Publication number 20240395294
- Publication date Nov 28, 2024
- Taiwan Semiconductor Manufacturing Company, Ltd.
- Win-San KHWA
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
SEMICONDUCTOR DEVICE AND OPERATING METHOD OF SEMICONDUCTOR DEVICE C...
- Publication number 20240395351
- Publication date Nov 28, 2024
- SK HYNIX INC.
- Kyu Sung KIM
- G11 - INFORMATION STORAGE
Information Patent Application
FLOATING DATA LINE CIRCUIT AND METHOD
- Publication number 20240395333
- Publication date Nov 28, 2024
- Taiwan Semiconductor Manufacturing Company, Ltd.
- Manish ARORA
- G11 - INFORMATION STORAGE
Information Patent Application
VOLTAGE AMPLIFIER BASED ON CASCADED CHARGE PUMP BOOSTING
- Publication number 20240388267
- Publication date Nov 21, 2024
- Taiwan Semiconductor Manufacturing Company, Ltd.
- Chin-Ho Chang
- G11 - INFORMATION STORAGE
Information Patent Application
COMPUTE-IN-MEMORY CIRCUIT BASED ON CHARGE REDISTRIBUTION, AND CONTR...
- Publication number 20240386922
- Publication date Nov 21, 2024
- Peking University
- Yimao CAI
- G11 - INFORMATION STORAGE
Information Patent Application
APPARATUSES INCLUDING MULTIPLE READ MODES AND METHODS FOR SAME
- Publication number 20240386924
- Publication date Nov 21, 2024
- MICRON TECHNOLOGY, INC.
- THEODORE T. PEKNY
- G11 - INFORMATION STORAGE
Information Patent Application
CONTENT ADDRESSABLE MEMORY FOR LARGE SEARCH WORDS
- Publication number 20240386923
- Publication date Nov 21, 2024
- Macronix International Co., Ltd.
- Hang-Ting Lue
- G11 - INFORMATION STORAGE
Information Patent Application
SEMICONDUCTOR DEVICE
- Publication number 20240381606
- Publication date Nov 14, 2024
- Taiwan Semiconductor Manufacturing Company, Ltd.
- Jhon-Jhy Liaw
- G11 - INFORMATION STORAGE
Information Patent Application
PAGE BUFFER, SEMICONDUCTOR DEVICE INCLUDING PAGE BUFFER, AND OPERAT...
- Publication number 20240379137
- Publication date Nov 14, 2024
- SK HYNIX INC.
- Won Jae CHOI
- G11 - INFORMATION STORAGE
Information Patent Application
THREE-PORT SRAM CELL AND LAYOUT METHOD
- Publication number 20240381612
- Publication date Nov 14, 2024
- Taiwan Semiconductor Manufacturing Company, Ltd.
- Jhon-Jhy Liaw
- G11 - INFORMATION STORAGE
Information Patent Application
DYNAMIC SENSING LEVELS FOR NONVOLATILE MEMORY DEVICES
- Publication number 20240355368
- Publication date Oct 24, 2024
- Infineon Technologies, LLC
- Shivananda SHETTY
- G11 - INFORMATION STORAGE
Information Patent Application
Memory and Read Circuit Thereof
- Publication number 20240355369
- Publication date Oct 24, 2024
- ZHEJIANG HIKSTOR TECHNOLOGY CO., LTD.
- Haijun SUN
- G11 - INFORMATION STORAGE
Information Patent Application
CIRCUIT, MULTIPLIER-ADDER, AND CIRCUIT OPTIMIZATION METHOD
- Publication number 20240355372
- Publication date Oct 24, 2024
- Huawei Technologies Co., Ltd
- Leibin NI
- G11 - INFORMATION STORAGE
Information Patent Application
FOUR-POLY-PITCH SRAM CELL WITH BACKSIDE METAL TRACKS
- Publication number 20240349474
- Publication date Oct 17, 2024
- Taiwan Semiconductor Manufacturing Co., LTD
- Kuo-Hsiu Hsu
- G11 - INFORMATION STORAGE
Information Patent Application
ROW DECODER AND ROW ADDRESS SCHEME IN A MEMORY SYSTEM
- Publication number 20240339136
- Publication date Oct 10, 2024
- Silicon Storage Technology, Inc.
- Kha Nguyen
- G11 - INFORMATION STORAGE
Information Patent Application
MEMORY DEVICE, READ CLOCK GENERATION CIRCUIT, AND METHOD FOR CONTRO...
- Publication number 20240339140
- Publication date Oct 10, 2024
- Taiwan Semiconductor Manufacturing company Ltd.
- SANJEEV KUMAR JAIN
- G11 - INFORMATION STORAGE
Information Patent Application
Tracking Circuitry and Memory Devices Including the Same
- Publication number 20240339141
- Publication date Oct 10, 2024
- Taiwan Semiconductor Manufacturing Company, Ltd.
- Sanjeev Kumar Jain
- G11 - INFORMATION STORAGE
Information Patent Application
NOISE REDUCTION IN SENSE AMPLIFIERS FOR NON-VOLATILE MEMORY
- Publication number 20240331741
- Publication date Oct 3, 2024
- SANDISK TECHNOLOGIES LLC
- Iris Lu
- G11 - INFORMATION STORAGE
Information Patent Application
MEMORY, OPERATION METHOD OF MEMORY, AND MEMORY SYSTEM
- Publication number 20240331749
- Publication date Oct 3, 2024
- Yangtze Memory Technologies Co., Ltd.
- Chong Jin
- G11 - INFORMATION STORAGE
Information Patent Application
USING EMBEDDED SWITCHES FOR REDUCING CAPACITIVE LOADING ON A MEMORY...
- Publication number 20240331740
- Publication date Oct 3, 2024
- Taiwan Semiconductor Manufacturing Company Limited
- Chia-Ta Yu
- G11 - INFORMATION STORAGE
Information Patent Application
Semiconductor Device and Method of Operating the Same
- Publication number 20240331750
- Publication date Oct 3, 2024
- Taiwan Semiconductor Manufacturing Company, Ltd.
- Shiba Mohanty
- G11 - INFORMATION STORAGE
Information Patent Application
BIT LINE LOGIC CIRCUIT AND METHOD
- Publication number 20240312501
- Publication date Sep 19, 2024
- Taiwan Semiconductor Manufacturing Company, Ltd.
- Shang-Chi WU
- G11 - INFORMATION STORAGE

Bit line control circuits

Industry

Parent Industries

Current Industry

Patents Grantslast 30 patents

Computing device, memory controller, and method for performing an i...

Memory device with source line control

Signal generator for controlling timing of signal in memory device

Signed and binary weighted computation for an in-memory computation...

Semiconductor device

Partitioned memory architecture with single resistor memory element...

SRAM with tracking circuitry for reducing active power

Memory system and operating method of memory system

Memory device, operation method of memory device, and page buffer i...

Sense amplifier circuit, memory device, and operation method thereof

SRAM power-up random number generator

Deferred fractional memory row activation

Model inversion in integrated circuit devices having analog inferen...

Memory circuit and method of operating the same

Turbo mode SRAM for high performance

Bit-cell architecture based in-memory compute

Data reading/writing method, memory, storage apparatus, and terminal

Wordline system architecture supporting erase operation and I-V cha...

Memory device having switching device of page buffer and erase meth...

Semiconductor device configured to store parity data and method of...

Memory device

Computing-in-memory architecture

Silicon-on-insulator (SOI) circuitry for low-voltage memory bit-lin...

Memory device and electronic device

Memory device

Voltage amplifier based on cascaded charge pump boosting

Systems and methods for controlling power management operations in...

Sense amplifier, memory device and operation method thereof

Adjustable memory cell reliability management

Memory circuit with sense amplifier calibration mechanism

Patents Applicationslast 30 patents

MEMORY DEVICE FOR OUTPUTTING DATA AND METHOD OF OPERATING THE SAME

SELF-TIMED READOUT DRIVER FOR LEAKAGE-BASED PHYSICAL UNCLONABLE FUN...

Multibit High Density Read Only Memory Using Multiple Reference Biases

BALANCED NEGATIVE BITLINE VOLTAGE FOR A WRITE ASSIST CIRCUIT

MEMORY DEVICE AND SEMICONDUCTOR DEVICE

SHARED METAL WIRE CAPACITANCE FOR NEGATIVE BIT-LINE

Pre-Charger Circuit of Memory Device and Methods For Operating The...

IN-MEMORY COMPUTATION DEVICE FOR PERFORMING A SIGNED MAC OPERATION

MEMORY SYSTEM AND OPERATING METHOD OF MEMORY SYSTEM

SEMICONDUCTOR DEVICE AND OPERATING METHOD OF SEMICONDUCTOR DEVICE C...

FLOATING DATA LINE CIRCUIT AND METHOD

VOLTAGE AMPLIFIER BASED ON CASCADED CHARGE PUMP BOOSTING

COMPUTE-IN-MEMORY CIRCUIT BASED ON CHARGE REDISTRIBUTION, AND CONTR...

APPARATUSES INCLUDING MULTIPLE READ MODES AND METHODS FOR SAME

CONTENT ADDRESSABLE MEMORY FOR LARGE SEARCH WORDS

SEMICONDUCTOR DEVICE

PAGE BUFFER, SEMICONDUCTOR DEVICE INCLUDING PAGE BUFFER, AND OPERAT...

THREE-PORT SRAM CELL AND LAYOUT METHOD

DYNAMIC SENSING LEVELS FOR NONVOLATILE MEMORY DEVICES

Memory and Read Circuit Thereof

CIRCUIT, MULTIPLIER-ADDER, AND CIRCUIT OPTIMIZATION METHOD

FOUR-POLY-PITCH SRAM CELL WITH BACKSIDE METAL TRACKS

ROW DECODER AND ROW ADDRESS SCHEME IN A MEMORY SYSTEM

MEMORY DEVICE, READ CLOCK GENERATION CIRCUIT, AND METHOD FOR CONTRO...

Tracking Circuitry and Memory Devices Including the Same

NOISE REDUCTION IN SENSE AMPLIFIERS FOR NON-VOLATILE MEMORY

MEMORY, OPERATION METHOD OF MEMORY, AND MEMORY SYSTEM

USING EMBEDDED SWITCHES FOR REDUCING CAPACITIVE LOADING ON A MEMORY...

Semiconductor Device and Method of Operating the Same

BIT LINE LOGIC CIRCUIT AND METHOD