The disclosed embodiments are directed in general to the generation of clock signals in integrated circuits. More specifically, the disclosed embodiments are directed to efficient systems and methods for developing a scalable clock distribution network having high-speed, low skew and low power consumption.
In a synchronous integrated circuit (IC), clock signals are used to define a time reference for the movement of data within the circuit. The IC's clock distribution network (e.g., clock generation circuitry, wiring, buffering and registers) generates clock signals and distributes them from a particular point to all of the circuit elements that need them. The performance of a synchronous IC heavily depends on its clock distribution network design. The proper design of the clock distribution network helps ensure that critical timing requirements are satisfied and that clock skew is controlled. As IC's become larger, their clock distribution networks start to take up large portions of the design resources. Clock signals typically have the greatest fan-out and have to operate at the highest speeds of any control or data signal within the entire design. Clock power is typically more than one-third of total power consumption of a typical IC and is due to (i) clock tree wiring, (ii) clock tree buffers and (iii) clock tree sinks (e.g., flip-flops). Therefore, developing a scalable, high-speed, high-performance and low-power clock distribution network design is extremely difficult given the existing skew/slew constraints in large IC's.
3D IC's is an emerging technology that can provide higher-performance/lower-power designs. However, known 3D IC implementations tend to exacerbate clock distribution network design challenges because the clock signal has to reliably span across multiple tiers under tight skew/slew constraints. Hence, different tiers will have their own clock tree network. It is also impossible to meet skew/slew constraints across different clock networks spanning different tiers without degrading performance and power. To cope with this problem, asynchronous operation at the chip level is required, which then has its own disadvantages in various parameters including power consumption, speed and area footprint.
Accordingly, there is a need for systems and methods for developing clock distribution networks that are scalable, low-skew, high-speed and high-performance. There is a further need for systems and methods for developing clock distribution networks that are scalable, low-skew, high-speed and high-performance, within a 3D IC.
Exemplary embodiments of the invention are directed to systems and method for designing a clock distribution network for an integrated circuit. The embodiments identify critical sources of clock skew, tightly control the timing of the clock and build that timing into the overall clock distribution network and integrated circuit design. The disclosed embodiments separate the clock distribution network (CDN), i.e., clock generation circuitry, wiring, buffering and registers, from the rest of the logic to improve the clock tree design and reduce the area footprint. In one embodiment, the CDN is separated to a separate tier of a 3D integrated circuit, and the CDN is connected to the logic tier(s) via high-density inter-tier vias. The embodiments are particularly advantageous for implementation with monolithic 3D integrated circuits.
The disclosed embodiments include a method of developing a clock distribution network for an integrated circuit, the steps comprising: capturing sources of clock skew including timing mismatches between clock sinks; synthesizing a higher level behavioral description of the integrated circuit and said sources of clock skew to generate a 2D layout comprising a clock distribution network and combinational logic; separating said clock distribution network from said combinational logic and locating said clock distribution network to a first area of the integrated circuit; and floorplanning said combinational logic of said first area. In a further embodiment, the integrated circuit comprises a multi-tier circuit; said first area comprises a first tier of said multi-tier circuit; and said combinational logic is located to a second tier of said multi-tier circuit.
The disclosed embodiments also include a clock distribution network of an integrated circuit comprising: the clock distribution network separated to a first area of said integrated circuit; combinational logic of said integrated circuit separated to a second area of said integrated circuits; and vias connecting said first area to said second area. In a further embodiment, the integrated circuit further comprises: the integrated circuit comprising a multi-tier circuit; said first area comprises a first tier of said multi-tier circuit; and said second area comprises a second tier of said multi-tier circuit.
The accompanying drawings are presented to aid in the description of disclosed embodiments and are provided solely for illustration of the embodiments and not limitation thereof.
Aspects of the invention are disclosed in the following description and related drawings directed to specific embodiments of the invention. Alternate embodiments may be devised without departing from the scope of the invention. Additionally, well-known elements of the invention will not be described in detail or will be omitted so as not to obscure the relevant details of the invention.
The word “exemplary” is used herein to mean “serving as an example, instance, or illustration.” Any embodiment described herein as “exemplary” is not necessarily to be construed as preferred or advantageous over other embodiments. Likewise, the terms “embodiments of the invention” does not require that all embodiments of the invention include the discussed feature, advantage or mode of operation.
The terminology used herein is for the purpose of describing particular embodiments only and is not intended to be limiting of embodiments of the invention. As used herein, the singular forms “a”, “an” and “the” are intended to include the plural forms as well, unless the context clearly indicates otherwise. It will be further understood that the terms “comprises”, “comprising,”, “includes” and/or “including”, when used herein, specify the presence of stated features, integers, steps, operations, elements, and/or components, but do not preclude the presence or addition of one or more other features, integers, steps, operations, elements, components, and/or groups thereof.
Further, many embodiments are described in terms of sequences of actions to be performed by, for example, elements of a computing device. It will be recognized that various actions described herein can be performed by specific circuits (e.g., application specific integrated circuits (ASICs)), by program instructions being executed by one or more processors, or by a combination of both. Additionally, the sequence of actions described herein can be considered to be embodied entirely within any form of computer readable storage medium having stored therein a corresponding set of computer instructions that upon execution would cause an associated processor to perform the functionality described herein. Thus, the various aspects of the invention may be embodied in a number of different forms, all of which have been contemplated to be within the scope of the claimed subject matter. In addition, for each of the embodiments described herein, the corresponding form of any such embodiments may be described herein as, for example, “logic configured to” perform the described action.
Step 104 separates the CDN (which includes clock generation circuitry, wiring, buffering and registers) from the remaining combinational logic developed at step 102. The separated CDN covers a smaller footprint due to separation of the CDN from the rest of the combinational logic. The smaller CDN results in smaller buffers, less wiring and reduced power. Separating the CDN reduces the complexity of the combinational logic for better routablility, reduced wire length, increased performance and a reduction in power consumption. Step 106 applies floorplanning techniques to the separated combinational logic. As described in more detail later in this disclosure, the floorplanning techniques may be 2D or 3D. At step 108, vias are mapped out to connect the clock sinks of the separated CDN to the corresponding logic of the separated combinational logic. The vias are preferably of a type that can be fabricated at high density in layers on a single semiconductor wafer. Step 110 applies further optimization techniques to the separated and floorplanned CDN until the desired overall performance parameters have been reached.
Steps 212 to 218 are performed at the block level of the 3D IC. Step 212 applies floorplanning techniques to the logic tier. Because the disclosed embodiments are scalable, increasingly larger IC's and CDN's are accommodated by adding more CDN tiers. Thus, the floorplanning techniques at step 212 may be 2D (single CDN tier) or 3D (multiple CDN tiers). Steps 214 to 218 apply further optimization techniques to the separated and floorplanned logic and CDN until the desired overall performance parameters have been reached. Step 214 applies clock tree synthesis to the floorplanned CDN tier. The clock tree synthesis includes clock buffer insertion and utilizes the information on the placement of the blockage sites from step 206. Step 216 performs block-level routing, and step 218 performs post-route optimization. A conventional 2D post-route optimization engine may be used to accomplish step 218.
Thus, the above-described design techniques provide a number of benefits. At least one tier of the multi-tier design is primarily dedicated to housing the CDN, so there is no need to design a clock tree for each tier, thereby reducing design complexity. Also there are fewer metal layers under the design method of the disclosed embodiments, which saves cost compared with known 3D integrated circuit techniques. The smaller CDN footprint results in less clock power (e.g., approximately 30% power reduction), which results in less wiring and less buffering. The clock tree design that results from the methodology of the disclosed embodiments is cleaner because all the clock sinks and the CDN (which includes the clock buffers) reside on one tier. The separated CDN is significantly more robust against process variation (even more than 2D due to smaller footprint). Wirelength is reduced due to less logic complexity on the logic tier resulting in improved performance. The improved clock tree design results in improved timing closure. Design complexity is reduced because (i) existing 2D timing optimization engines can be used for embodiments where there are no 3D nets with respect to timing optimization, (ii) scan chain routing is simplified as there is no need to go through the logic tier. Where the existing sequential (non-memory) takes up approximately half the design area vs. combinational cells, there is easy balancing between tiers.
Timing arc 30 illustrates the CDN (CGM 14, CS 16, 18, 19 and wiring 11) separated to a single tier 34 of a multi-tier IC 31. Combinational logic 20, which is timing critical, is placed after the CDN is separated. To the extent the CDN does not occupy an entire tier, some or all of the timing-critical combinational logic 20 may be placed on the same CDN tier. Thus, the timing-critical combinational logic 20 may be placed on CDN tier 34 if there is room after placement of the CDN, or on either tier 32, 36 that is adjacent CDN tier 34. The non-timing-critical combinational logic 40 may also be placed on CDN tier 34 if there is room after placement of the CDN and any timing-critical combinational logic 20, or on any other tier 32, 36, 38, 39 whether or not that tier is adjacent to a CDN tier. High density vias 13 are built into the multi-tier circuit 31 and connect CS 16, 18, 19 to timing-critical combinational logic 20.
Timing arc 30 further illustrates the scalability of the disclosed embodiments. The multi-tier circuit 31 is easily scalable for larger and larger IC's, as long as the CDN is separated to as many tiers as are needed to accommodate the size of the CDN. In the example shown in
Thus, the above-described embodiments separate the clock distribution network from the rest of the logic. Preferably, the clock distribution network is implemented using monolithic 3D integration technology. Thus, a single tier will host the clock subsystem and the other tier(s) will hold the remaining combinational logic. The clock tier under the present disclosure will include the clock generation circuitry (i.e., PLLs or DLLs), clock distribution wiring (H-tree, grid, spines, etc.) and a majority (e.g., 75%) of the sequential elements of the design. The clock tier will contain the widest metal lines for better clock distribution control. The clock distribution network includes a smaller footprint due to separation of the clock distribution from the rest of the logic. The smaller clock network results in smaller buffers, less wiring and reduced power. Separating the clock distribution reduces the complexity of the logic tier for better routablility, reduced wire length, increased performance and a reduction in power consumption. High density inter-tier vias provided by the monolithic 3D integration are used to connect the clock sinks on the clock tier to the corresponding logic on the logic tier.
While the foregoing disclosure and illustrations show embodiments of the invention, it should be noted that various changes and modifications could be made herein without departing from the scope of the invention as defined by the appended claims. For example, the functions, steps and/or actions of the method claims in accordance with the embodiments of the invention described herein need not be performed in any particular order. Furthermore, although elements of the invention may be described or claimed in the singular, the plural is contemplated unless limitation to the singular is explicitly stated.
Those of skill in the relevant arts will also appreciate that the various illustrative logical blocks, modules, circuits, and algorithm steps described in connection with the embodiments disclosed herein may be implemented as electronic hardware, computer software, or combinations of both. To clearly illustrate this interchangeability of hardware and software, various illustrative components, blocks, modules, circuits, and steps have been described above generally in terms of their functionality. Whether such functionality is implemented as hardware or software depends upon the particular application and design constraints imposed on the overall system. Skilled artisans may implement the described functionality in varying ways for each particular application, but such implementation decisions should not be interpreted as causing a departure from the scope of the present invention.
The methods, sequences and/or algorithms described in connection with the embodiments disclosed herein may be embodied directly in hardware, in a software module executed by a processor, or in a combination of the two. A software module may reside in RAM memory, flash memory, ROM memory, EPROM memory, EEPROM memory, registers, hard disk, a removable disk, a CD-ROM, or any other form of storage medium known in the art. An exemplary storage medium is coupled to the processor such that the processor can read information from, and write information to, the storage medium. In the alternative, the storage medium may be integral to the processor. Accordingly, an embodiment of the invention can include a computer readable media embodying a method for performing the disclosed and claimed embodiment. Accordingly, the invention is not limited to illustrated examples and any means for performing the functionality described herein are included in embodiments of the invention.
The present Application for Patent claims priority to the following: Provisional Application No. 61/730,755 entitled “CLOCK DISTRIBUTION NETWORK FOR 3D INTEGRATED CIRCUIT,” filed Nov. 28, 2012, and assigned to the assignee hereof and hereby expressly incorporated by reference herein.Provisional Application No. 61/730,767 entitled “DATA TRANSFER ACROSS POWER DOMAINS,” filed Nov. 28, 2012, and assigned to the assignee hereof and hereby expressly incorporated by reference herein. The present Application for Patent is related to the following co-pending U.S. Patent Application(s): “FLIP-FLOPS IN A MONOLITHIC THREE-DIMENSIONAL (3D) INTEGRATED CIRCUIT (IC) (3DIC) AND RELATED METHODS” by Yang Du, Jing Xie and Kambiz Samadi, filed Mar. 5, 2013, assigned application Ser. No. 13/784,915, assigned to the assignee hereof, and expressly incorporated by reference herein;“MONOLITHIC THREE DIMENSIONAL INTEGRATION OF SEMICONDUCTOR INTEGRATED CIRCUITS” by Yang Du, filed Mar. 7, 2013, assigned application Ser. No. 13/788,224, assigned to the assignee hereof, and expressly incorporated by reference herein; and“DATA TRANSFER ACROSS POWER DOMAINS” by Jing Xie and Yang Du, filed Mar. 11, 2013, assigned application Ser. No. 13/792,592, assigned to the assignee hereof, and expressly incorporated by reference herein.
Number | Name | Date | Kind |
---|---|---|---|
5606186 | Noda | Feb 1997 | A |
5636125 | Rostoker et al. | Jun 1997 | A |
5724557 | McBean, Sr. | Mar 1998 | A |
6040203 | Bozso et al. | Mar 2000 | A |
6125217 | Paniccia et al. | Sep 2000 | A |
6260182 | Mohan et al. | Jul 2001 | B1 |
6295636 | Dupenloup | Sep 2001 | B1 |
6305001 | Graef | Oct 2001 | B1 |
6374200 | Nakagawa | Apr 2002 | B1 |
6448168 | Rao et al. | Sep 2002 | B1 |
6627985 | Huppenthal et al. | Sep 2003 | B2 |
6727530 | Feng et al. | Apr 2004 | B1 |
6754877 | Srinivasan | Jun 2004 | B1 |
6834380 | Khazei | Dec 2004 | B2 |
6846703 | Shimoda et al. | Jan 2005 | B2 |
6965527 | Fasoli et al. | Nov 2005 | B2 |
6979630 | Walitzki | Dec 2005 | B2 |
7107200 | Korobkov | Sep 2006 | B1 |
7173327 | Siniaguine | Feb 2007 | B2 |
7209378 | Nejad et al. | Apr 2007 | B2 |
7280397 | Scheuerlein | Oct 2007 | B2 |
7288418 | Barge et al. | Oct 2007 | B2 |
7298641 | Madurawe et al. | Nov 2007 | B2 |
7356781 | Koeder et al. | Apr 2008 | B2 |
7459716 | Toda et al. | Dec 2008 | B2 |
7546571 | Mankin et al. | Jun 2009 | B2 |
7579654 | Couillard et al. | Aug 2009 | B2 |
7622955 | Vilangudipitchai et al. | Nov 2009 | B2 |
7653884 | Furnish et al. | Jan 2010 | B2 |
7663620 | Robertson et al. | Feb 2010 | B2 |
7669152 | Tcherniaev et al. | Feb 2010 | B1 |
7796092 | Holly et al. | Sep 2010 | B2 |
7877719 | He | Jan 2011 | B2 |
7964916 | Or-Bach et al. | Jun 2011 | B2 |
7969193 | Wu et al. | Jun 2011 | B1 |
7989226 | Peng | Aug 2011 | B2 |
8006212 | Sinha et al. | Aug 2011 | B2 |
8026521 | Or-Bach et al. | Sep 2011 | B1 |
8046727 | Solomon | Oct 2011 | B2 |
8059443 | McLaren et al. | Nov 2011 | B2 |
8060843 | Wang et al. | Nov 2011 | B2 |
8114757 | Or-Bach et al. | Feb 2012 | B1 |
8115511 | Or-Bach | Feb 2012 | B2 |
8136071 | Solomon | Mar 2012 | B2 |
8146032 | Chen et al. | Mar 2012 | B2 |
8164089 | Wu et al. | Apr 2012 | B2 |
8208282 | Johnson et al. | Jun 2012 | B2 |
8218377 | Tandon et al. | Jul 2012 | B2 |
8222696 | Yamazaki et al. | Jul 2012 | B2 |
8230375 | Madurawe | Jul 2012 | B2 |
8258810 | Or-Bach et al. | Sep 2012 | B2 |
8298875 | Or-Bach et al. | Oct 2012 | B1 |
8332803 | Rahman | Dec 2012 | B1 |
8450804 | Sekar et al. | May 2013 | B2 |
8576000 | Kim et al. | Nov 2013 | B2 |
8683416 | Trivedi et al. | Mar 2014 | B1 |
8701073 | Fu et al. | Apr 2014 | B1 |
8803206 | Or-Bach et al. | Aug 2014 | B1 |
8803233 | Cheng et al. | Aug 2014 | B2 |
20040036126 | Chau et al. | Feb 2004 | A1 |
20040113207 | Hsu et al. | Jun 2004 | A1 |
20040241958 | Guarini et al. | Dec 2004 | A1 |
20050280061 | Lee | Dec 2005 | A1 |
20060190889 | Cong et al. | Aug 2006 | A1 |
20070040221 | Gossner et al. | Feb 2007 | A1 |
20070147157 | Luo et al. | Jun 2007 | A1 |
20070244676 | Shang et al. | Oct 2007 | A1 |
20080276212 | Albrecht | Nov 2008 | A1 |
20080283995 | Bucki et al. | Nov 2008 | A1 |
20080291767 | Barnes et al. | Nov 2008 | A1 |
20090174032 | Maejima et al. | Jul 2009 | A1 |
20090302394 | Fujita | Dec 2009 | A1 |
20100115477 | Albrecht et al. | May 2010 | A1 |
20100140790 | Setiadi et al. | Jun 2010 | A1 |
20100193770 | Bangsaruntip et al. | Aug 2010 | A1 |
20100229142 | Masleid et al. | Sep 2010 | A1 |
20100276662 | Colinge | Nov 2010 | A1 |
20110049594 | Dyer et al. | Mar 2011 | A1 |
20110053332 | Lee | Mar 2011 | A1 |
20110059599 | Ward et al. | Mar 2011 | A1 |
20110078222 | Wegener | Mar 2011 | A1 |
20110084314 | Or-Bach et al. | Apr 2011 | A1 |
20110121366 | Or-Bach et al. | May 2011 | A1 |
20110215300 | Guo et al. | Sep 2011 | A1 |
20110221502 | Meijer et al. | Sep 2011 | A1 |
20110222332 | Liaw et al. | Sep 2011 | A1 |
20110253982 | Wang et al. | Oct 2011 | A1 |
20110272788 | Kim et al. | Nov 2011 | A1 |
20110280076 | Samachisa et al. | Nov 2011 | A1 |
20110298021 | Tada et al. | Dec 2011 | A1 |
20120012972 | Takafuji et al. | Jan 2012 | A1 |
20120056258 | Chen | Mar 2012 | A1 |
20120129276 | Haensch et al. | May 2012 | A1 |
20120129301 | Or-Bach et al. | May 2012 | A1 |
20120152322 | Kribus et al. | Jun 2012 | A1 |
20120171108 | Kim et al. | Jul 2012 | A1 |
20120181508 | Chang et al. | Jul 2012 | A1 |
20120187486 | Goto et al. | Jul 2012 | A1 |
20120193621 | Or-Bach et al. | Aug 2012 | A1 |
20120195136 | Yoko | Aug 2012 | A1 |
20120217479 | Chang et al. | Aug 2012 | A1 |
20120280231 | Ito et al. | Nov 2012 | A1 |
20120286822 | Madurawe | Nov 2012 | A1 |
20120304142 | Morimoto et al. | Nov 2012 | A1 |
20120305893 | Colinge | Dec 2012 | A1 |
20120313227 | Or-Bach et al. | Dec 2012 | A1 |
20130026539 | Tang et al. | Jan 2013 | A1 |
20130026608 | Radu | Jan 2013 | A1 |
20130105897 | Bangsaruntip et al. | May 2013 | A1 |
20130148402 | Chang et al. | Jun 2013 | A1 |
20130240828 | Ota et al. | Sep 2013 | A1 |
20130299771 | Youn et al. | Nov 2013 | A1 |
20140008606 | Hussain et al. | Jan 2014 | A1 |
20140035041 | Pillarisetty et al. | Feb 2014 | A1 |
20140085959 | Saraswat et al. | Mar 2014 | A1 |
20140097868 | Ngai | Apr 2014 | A1 |
20140145347 | Samadi et al. | May 2014 | A1 |
20140225218 | Du | Aug 2014 | A1 |
20140225235 | Du | Aug 2014 | A1 |
20140269022 | Xie et al. | Sep 2014 | A1 |
Number | Date | Country |
---|---|---|
1432032 | Jun 2004 | EP |
2551898 | Jan 2013 | EP |
2973938 | Oct 2012 | FR |
H06204810 | Jul 1994 | JP |
2001160612 | Jun 2001 | JP |
20010109790 | Dec 2001 | KR |
20080038535 | May 2008 | KR |
2011112300 | Sep 2011 | WO |
2012113898 | Aug 2012 | WO |
2013045985 | Apr 2013 | WO |
Entry |
---|
Lin, Chang-Tzu et al., “CAD reference flow for 3d Via-Last Integrated Circuits”. 2010, IEEE, pp. 187-192. |
Kim, Tak-Yung et al., “Clock Tree Syntheis for TSV-Based 3d IC designs”, Oct. 2011, ACM, ACM Transactions on Design Automation of Electronic Systems, vol. 16, No. 4m Article 48, pp. 48:1-48:21. |
Freidman, Eby G., “Clock Distribution Networks in Synchronous Digital Integrated Circuits”, 2001, IEEE, Proceedings of the IEEE, vol. 89, No. 5. pp. 665-692. |
Arunachalam, V. et al., “Low-Power Clock Distribution in a Multilayer Core #D Microprocessor”, 2008, ACM, ACM 978-1-59593-999-9/08/05. pp. 429-434. |
Co-pending U.S. Appl. No. 13/784,915, filed Mar. 5, 2013. |
Co-pending U.S. Appl. No. 13/788,224, filed Mar. 7, 2013. |
Co-pending U.S. Appl. No. 13/792,384, filed Mar. 11, 2013. |
Co-pending U.S. Appl. No. 13/792,592, filed Mar. 11, 2013. |
Fujio I. et al., “Level Conversion for Dual-Supply Systems”, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 12, No. 2, Feb. 2004, pp. 185-195. |
Mototsugu H. et al., “A Top-Down Low Power Design Technique Using Clustered Voltage Scaling with Variable Supply-Voltage Scheme”, IEEE 1998 Custom Integrated Circuits Conference, pp. 495-498. |
Xie J., et al., “CPDI: Cross-power-domain interface circuit design in monolithic 3D technology” , Quality Electronic Design (ISQED), 2013 14th International Symposium ON, IEEE, Mar. 4, 2013, pp. 442-447, XP032418452, DOI: 10.1109/ISQED.2013.6523649 ISBN: 978-1-4673-4951-2 Section II. “Monolithic 3D Technology” ; figures 1,3. |
Arunachalam V., et al., “Low-power clock distribution in microprocessor”, Proceedings of the 18th ACM Great Lakes Symposium on VLSI , GLSVLSI '08, Jan. 1, 2008, 3 pages, XP055106715, New York, USA DOI: 10.1145/1366110.1366212 ISBN: 978-1-59-593999-9 p. 429-p. 434. |
Donno M., et al., “Power-aware clock tree planning”, Proceedings of the 2004 International Symposium on Physical Design, ISPD '04, Jan. 1, 2004, 5 pages, XP055106989, New York, New York, USA DOI: 10.1145/981066.981097 ISBN: 978-1-58-113817-7 p. 140-p. 144. |
Ganguly S., et al., “Clock distribution design and verification for PowerPC microprocessors”, Computer-Aided Design, 1997, Digest of Technical Papers., 1997 IEEE/AC M International Conference on San Jose, CA, USA Nov. 9-13, 1997, Los Alamitos, CA, USA, IEEE Comput. Soc, US, Nov. 5, 1995, pp. 58-61, XP032372227, DOI: 10.1109/ICCAD.1995.479991 ISBN: 978-0-8186-8200-1 p. 58-p. 61. |
International Search Report and Written Opinion—PCT/US2013/072380—ISA/EPO—Mar. 25, 2014. |
Tsao C.W.A., et al., “UST/DME: a clock tree router for general skew constraints”, Computer Aided Design, 2000, ICCAD-2000, IEEE/ACM International Conference ON, IEEE, Nov. 5, 2000, pp. 400-405, XP032402965, DOI: 10.1109/ICCAD.2000.896505 ISBN: 978-0-7803-6445-5 p. 400-p. 401. |
Gong., et al., “Three Dimensional System Integration”, Springer, IC Stacking Process and Design, Jan. 2011; IS8N 978-1-4419-0962-6; pp. 1-246. |
Cong J. et al., “An automated design flow for 3d microarchitecture evaluation”, Design Automation, 2006. Asia and South Pacific Conference On Jan. 24, 2006, Piscataway, NJ, USA, IEEE, Jan. 24, 2006, pp. 384-389, XP010899545, DOI: 10.1109/ASPDAC.2006.1594713, ISBN: 978-0-7803-9451-3, the whole document. |
Jain A. et al., “Thermala electrical co-optimisation of floorplanning of three-dimensional integrated circuits under manufacturing and physical design constraints”, IET Computers and Digital Techniques,. vol. 5, No. 3, May 9, 2011, pp. 169-178, XP006037867, ISSN: 1751-861X, DOI:10.1049/1ET-CDT:20090107, pp. 170-172. |
Khan Q.A., et al., “A Single Supply Level Shifter for Multi-Voltage Systems,” IEEE Proceedings of the 19th International Conference on VLSI Design (VLSID'06), 2006, 4 pages. |
Kulkarni J., et al., “Capacitive-Coupling Wordline Boosting with Self-Induced VCC Collapse for Write VMIN Reduction in 22-nm 8T SRAM,” IEEE International Solid-State Circuits Conference, 2012, pp. 234-236. |
Lin S., et al., A New Family of Sequential Elements with Built-in Soft Error Tolerance for Dual-VDD Systems, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2008, vol. 16 (10), pp. 1372-1384. |
Loh, Gabriel H. et al., “Processor design in 3D die-stacking technologies,” IEEE 2007 p. 31-48. |
Minz J. et al., “Block-level 3-D Global Routing With an Application to 3-D Packaging”, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 25, No. 10, Oct. 1, 2006, pp. 2248-2257, XP055137904, ISSN: 0278-0070,DOI:10.1109/TCAD.2005.860952 p. 2249-p. 2252. |
Minz J, et al., “Channel and Pin Assignment for Three Dimensional Packaging Routing”, May 24, 2004, pp. 1-6, XP055138056, Georgia Tech. Library. CERCS; GIT-CERCS-04-21, Retrieved from the Internet: URL:http://www.ceres.gatech.edu/tech-reports/tr2004/git-cercs-04-21.pdf. |
Bobba S., et al., “Performance Analysis of 3-D Monolithic Integrated Circuits”, 2010 IEEE International 3D Systems Integration Conference (3DIC), Nov. 1, 2010, pp. 1-4, XP55165273, DOI: 10.1109/3DIC.2010.5751465,ISBN: 978-1-45-770526-7. |
Number | Date | Country | |
---|---|---|---|
20140145347 A1 | May 2014 | US |
Number | Date | Country | |
---|---|---|---|
61730755 | Nov 2012 | US | |
61730767 | Nov 2012 | US |