This application claims the priority benefit of Chinese application serial No. 201710655972.8, filed on Aug. 3, 2017. The entirety of the above-mentioned patent application is hereby incorporated by reference herein and made a part of specification.
The invention relates to a computer system and a motherboard thereof and, more particularly, to a computer system and a motherboard with a multilayer PCB.
A motherboard is a main part of a complex electronic system, such as a computer. A printed circuit board (PCB) is an important electronic element of a motherboard for mounting electronic components. As shown in
Types of the printed circuit board include a single-sided board, a double-sided board, or a multilayer board used according to different electronic devices and equipment functions. Nowadays, a motherboard commonly uses four to eight layers of multilayer board to provide enough wring area.
Generally speaking, signal transmitting of the motherboard is easily effected by transmitting distances and connecting interfaces between different layers (such as the connecting interfaces of routings and vias on each layer) and then generates noises and mistakes, especially for transmitting high frequency signals (such as the signals transmitted between the CPU and the memory slot).
There are multiple types of touch panels, and nowadays, a resistive touch panel is the most popular. The operating principle of the resistive touch panel is illustrated hereinbelow.
A motherboard is provided. The motherboard, comprises a multilayer printed circuit board (PCB), a central processing unit (CPU) slot, a first memory slot, a second memory slot, a plurality of first traces, and a plurality of second traces.
The CPU is disposed on a first wiring layer of the multilayer PCB. The first memory slot is disposed on the first wiring layer of the multilayer PCB. The second memory slot is disposed between the first memory slot and the CPU slot on the first wiring layer of the multilayer PCB.
The plurality of first traces are disposed in the first wiring layer of the multilayer PCB, and the CPU slot is electrically connected with the first memory slot by the first traces. The plurality of second traces are disposed in a second wiring layer of the multilayer PCB which is different from the first wiring layer, and the CPU slot is electrically connected with the second memory slot by the second traces.
A computer system is provided. The computer system comprises a central processing unit (CPU), at least one memory, and a motherboard. The motherboard comprises a multilayer printed circuit board (PCB), a central processing unit (CPU) slot, a first memory slot, a second memory slot, a plurality of first traces, and a plurality of second traces.
The central processing unit (CPU) slot is disposed on a first wiring layer of the multilayer PCB for mounting the CPU. The first memory slot and a second memory slot are disposed on the first wiring layer of the multilayer PCB, for mounting the memory, and the second memory slot disposed between the first memory slot and the CPU slot. The plurality of first traces are disposed in the first wiring layer of the multilayer PCB. The CPU slot is electrically connected with the first memory slot by the first traces. The plurality of second traces are disposed in a second wiring layer of the multilayer PCB which is different from the first wiring layer. The CPU slot is electrically connected with the second memory slot by the second traces.
These and other features, aspects and advantages of the present invention will become better understood with regard to the following description, appended claims, and accompanying drawings.
As shown, the motherboard includes a multilayer printed circuit board (PCB) 200 (shown as a four-layer circuit board in the figure), a central processing unit (CPU) slot 210, a first memory slot 220A, a second memory slot 220B, a plurality of first traces 230, and a plurality of second traces 240.
The first memory slot 220A and the second memory slot 220B are shown in the figures, but which is not limited herein. In an embodiment, the motherboard includes dual-channel memories or a single channel memory, and each of the channels includes a single slot or two slots. That is to say, a motherboard with dual-channel and two slots for each channel includes two first memory slots 220A and two second memory slots 220B corresponding to different channels.
The CPU slot 210 is disposed on a first wiring layer 202 of the multilayer PCB 200. The first memory slot 220A and the second memory slot 220B are also disposed on the first wiring layer 202 of the multilayer PCB 200, and the second memory slot 220B is disposed between the first memory slot 220A and the CPU slot 210.
The first memory slot 220A and the second memory slot 220B are DDR4 memory slots in an embodiment. The first memory slot 220A and the second memory slot 220B are other types of the memory slot in other embodiments, and furthermore, the first memory slot 220A and the second memory slot 220B are different types of the memory slot in an embodiment.
The first traces 230 are disposed in the first wiring layer 202 of the multilayer PCB 200. The CPU slot 210 is electrically connected to the first memory slot 220A by the first traces 230. The second traces 240 are disposed in the second wiring layer 204 of the multilayer PCB 200. The second wiring layer 204 is different from the first wiring layer 202.
The CPU slot 210 is electrically connected to the second memory slot 220B by the second traces 240. In an embodiment, the first wiring layer 202 is a top layer of the multilayer PCB 200, and the second wiring layer 204 is a bottom layer of the multilayer PCB 200. For a multilayer PCB with six or eight layers, the second wiring layer 204 is a bottom layer or a middle layer of the multilayer PCB 200.
As shown in
That is to say, the routing extending from the CPU slot 210 to the second memory slot 202 twice changes path between different layers. Furthermore, in an embodiment, the via 250b connects to the second memory slot 220B directly, that is to say, the memory in the second memory slot 220B is connected to the via 250b without any other routing on the first wiring layer 202.
In an embodiment, the via 250a connects to the CPU slot 210 through a section of the routing on the first wiring layer 202, instead of directly connecting to the CPU slot 210. In an embodiment, the via 250b connects to the second memory slot 220B through a section of the routing on the first wiring layer 202, and the via 250a connects to the CPU slot 210 directly, instead of that through a section of the routing on the first wiring layer 202.
In comparison, as shown in
Generally speaking, signal transmission of the motherboard is easily affected by connecting interfaces between different layers and then generates noises and mistakes. For a motherboard using a multilayer PCB, it is unavoidable that the routing changes between different layers (especially for the signal transmitted between a CPU and a memory). In the embodiment, it is avoided that signals transmitting among different layers of the motherboard 100 generate too many noises and mistakes due to a long transmitting distance and influence the compatibility of the memory. Therefore, the signals transmitted in the same layer avoid noises or compatibility problem.
Please refer to
Although the present invention has been described in considerable detail with reference to certain preferred embodiments thereof, the disclosure is not for limiting the scope of the invention. Persons having ordinary skill in the art may make various modifications and changes without departing from the scope. Therefore, the scope of the appended claims should not be limited to the description of the preferred embodiments described above.
Number | Date | Country | Kind |
---|---|---|---|
2017 1 0655972 | Aug 2017 | CN | national |
Number | Name | Date | Kind |
---|---|---|---|
5303121 | Thornberg | Apr 1994 | A |
6072699 | Horine | Jun 2000 | A |
6900992 | Kelly | May 2005 | B2 |
7282649 | Murata | Oct 2007 | B2 |
8422245 | Tan | Apr 2013 | B2 |
20020015290 | Reniers | Feb 2002 | A1 |
20040221106 | Perego | Nov 2004 | A1 |
20070128896 | Willis | Jun 2007 | A1 |
20130016466 | Yen et al. | Jan 2013 | A1 |
20140063765 | Kashiwakura | Mar 2014 | A1 |
Entry |
---|
EPO, Search Report, dated Jan. 8, 2019, 6 pages. |
Number | Date | Country | |
---|---|---|---|
20190042531 A1 | Feb 2019 | US |