The present application is based on, and claims priority from, United Kingdom Application Number 0722613.7, filed Nov. 19, 2007, the disclosure of which is hereby incorporated by reference herein in its entirety.
The present invention relates to conductive interconnects.
Displays which are based on electro-optical effects such as LCDs, OLEDs, and electrophoretic displays are often addressed using an array of ‘active’ devices. These provide a non-linear disconnection between the matrixing of the information and the electric field or current at each pixel. Typically a thin film transistor (TFT) is used such that its gate is controlled in parallel with all other devices on a particular row, and its source is provided by a data driver connected to each column. The drain is connected to the pixel driving electrode and optionally a capacitor to provide an effective ‘sample and hold’ of the data voltage. When arranged as a large row and column matrix a full image display can be effected. In a matrix there is the additional complication that the source lines must cross the gate lines (or vice versa) either at the device, or independently.
International patent applications WO2005/008744 and WO2005/009095 describe a technique which is based on the electroforming of all of the metal contacts and connections to a TFT device and the formation by ‘overgrown’ electrodeposition of crossover features. The second layer dielectric, which forms either the gate layer dielectric or the crossover dielectric, is formed by photo- or laser-patterning of a suitable polymer material.
Aspects of the invention are specified in the independent claims. Preferred features are specified in the dependent claims.
The electrodeposited dielectric may form the gate dielectric of a semiconductor device, for example a TFT. In this case, a semiconductor will be formed between the metal structures. Alternatively it may serve as a crossover dielectric to separate electrical interconnects. In this case, the metal deposition will be continued to form a bridge between the metal structures. The metal structures and the bridge will form a single integrated second elongate conductive interconnect which is separate from the first interconnect. Thus, the bridge may be formed between the metal structures without any intervening seed layer or the need for any other intermediate layer such as a copper blanket.
After forming the semiconductor or the metal bridge, the structure may be laminated to a substrate and the carrier peeled off.
By electrodepositing the dielectric material on the first interconnect, the dielectric is self-aligned to the underlying conductor, with the shape and position of both the metal conductor and the overlying electrodeposited dielectric material determined by the trench defined by the original multilevel dielectric structure. This avoids problems with previous techniques such as photo- or laser patterning of a polymer material, which require a certain level of pattern re-alignment that may cause practical difficulties and cost when applied to large area polymer substrates because of dimensional instability.
The technique of electrodepositing the gate or crossover dielectric may produce a continuous film without pinhole or other defects which would effect a short between the gate and source/drain (in a TFT) or between conductor A and conductor B in a crossover, potentially increasing the manufacturing yield of the process.
Electrodeposited metal has a characteristic grain structure which can be measured. Moreover, as discussed in “Modern Electroplating” 4th Ed., Schlesinger & Paunovic Eds Wiley 2000, electroplated films almost always contain various types of inclusions or impurities. Electrodeposited metals can therefore be differentiated, both structurally and by composition, from metals deposited by other techniques. Similarly, electrodeposited dielectric material is believed to be structurally and/or compositionally distinguishable from dielectric material deposited by other techniques.
The terms ‘electrodepositing’ and ‘electroplating’ are synonymous.
The invention will now be further described, by way of example only, with reference to the following drawings in which:
a through 1e depict stages in the manufacture of a conductive interconnect in accordance with an embodiment of the present invention;
a through 2c depict stages in the manufacture of a TFT from the interconnect of
a through 3c show a crossover formed from the conductive interconnect of
Referring to
In
Following deposition of the first conductive interconnect 12 (
Referring now to
Electroplating of the exposed areas 16 is then carried out in an isotropic manner so that first and second electrodeposited metal structures 18, 19 are formed adjacent to the outer surfaces of the walls 8 and overlapping the tops of the walls 8 and the edges of the first conductive interconnect 12 to produce the conductive interconnect structure 28 shown in
Referring now to
To manufacture a crossover of conductive interconnects from the structure 28, the isotropic electroplating is continued until the lateral growth of the metal forms a conductive bridge 17 over the electrodeposited dielectric 14 (
The circuit of
No processing is required on the final substrate 24, which may be made of a plastic material and susceptible to damage.
A specific example of a crossover of conductive interconnects is shown in FIB-SEM cross-section
Although the invention has been illustrated with reference to the manufacture of a single TFT or crossover, it will be understood that it is not limited to these embodiments. In particular, the techniques of the present invention are suitable for large area fabrication of TFT arrays or arrays including a plurality of crossovers of elongate conductive interconnects.
The articles ‘a’ and ‘an’ are used herein to denote ‘at least one’ unless the context otherwise requires.
Number | Date | Country | Kind |
---|---|---|---|
0722613.7 | Nov 2007 | GB | national |
Number | Name | Date | Kind |
---|---|---|---|
4661374 | Doering | Apr 1987 | A |
5372871 | Takase et al. | Dec 1994 | A |
5576556 | Takemura et al. | Nov 1996 | A |
6277679 | Ohtani | Aug 2001 | B1 |
6555411 | Bao et al. | Apr 2003 | B1 |
7053459 | Yamamoto et al. | May 2006 | B2 |
20040113161 | Suzuki et al. | Jun 2004 | A1 |
20060226420 | Nanai et al. | Oct 2006 | A1 |
Number | Date | Country |
---|---|---|
2212659 | Jul 1989 | GB |
2438697 | May 2007 | GB |
2005009095 | Jan 2005 | WO |
Entry |
---|
Search Report dated Mar. 17, 2008 in related co-pending GB application No. 0722613.7 (3 Pages). |
Number | Date | Country | |
---|---|---|---|
20090146193 A1 | Jun 2009 | US |