Claims
- 1. A semiconductor integrated circuit device on a semiconductor chip comprising an address bus, a data bus, a central processing unit (CPU) coupled to said address bus and to said data bus and capable of processing data of a plurality of bits, and a flash memory coupled to said address bus and to said data bus and comprising:a plurality of memory cells each comprising a control gate, a drain and a source, wherein said memory cells are arranged to be simultaneously erasable; a plurality of memory arrays, being responsive to accessing from said CPU via said address bus and providing, from a plurality of data stored therein, one data item of a plurality of bits to said CPU via said data bus in a manner in which each memory array outputs one bit of said plurality of bits constituting said one data item; a plurality of sense amplifiers having outputs coupled to said data bus and arranged so that each sense amplifier is coupled to one of said plurality of memory arrays; a plurality of word lines coupled to the control gates of said memory cells and a plurality of data lines coupled to the drains of said memory cells in a manner in which each memory cell is coupled to one word line and to one data line, wherein each word line is used in common for said plurality of memory arrays, and each memory array includes different data lines; a plurality of common data lines coupled to the sense amplifiers, so that one common data line is coupled to one sense amplifier; selection switches coupled between the data lines and the common data lines in a manner in which the data lines included in a memory array are coupled to a corresponding common data line through the corresponding selection switches; a decoder circuit coupled to said selection switches, responsive to the accessing from said CPU and providing one selection signal to ones of said selection switches in a manner in which a selected data line in each of the memory arrays is coupled to the corresponding common data line; a plurality of source lines, wherein the memory cells which are coupled to the same word line have the sources thereof coupled in common to one source line to form one of a plurality of memory blocks for an erasing operation, each memory block including the memory cells corresponding to at least one word line; and a plurality of source voltage control circuits provided for said memory blocks, wherein one source voltage control circuit is coupled to the source line in one memory block and is capable of providing a predetermined potential to the source line in that memory block for effecting the simultaneous erasure of the memory cells included therein, in the erasing operation.
- 2. The device of claim 1, wherein different memory blocks include a different number of word lines so that they are provided with different memory capacities.
Priority Claims (2)
Number |
Date |
Country |
Kind |
4-091919 |
Mar 1992 |
JP |
|
4-093908 |
Mar 1992 |
JP |
|
Parent Case Info
This application is a continuation of application Ser. No. 09/705,835, filed Nov. 6, 2000; which, in turn, is a continuation of application Ser. No. 09/414,944, filed Oct. 8, 1999, now U.S. Pat. No. 6,166,953; which, in turn, is a continuation of application Ser. No. 09/144,194, filed Aug. 31, 1998, now U.S. Pat. No. 6,064,593; which, in turn, was a continuation of application Ser. No. 08/788,198, filed Jan. 24, 1997, now U.S. Pat. No. 6,026,020; which, in turn, was a continuation of application Ser. No. 08/473,114, filed Jun. 7, 1995, now U.S. Pat. No. 5,768,194; and which, in turn, was a continuation of application Ser. No. 08/031,877, filed Mar. 16, 1993, now abandoned; and the entire disclosures of all of which are incorporated herein by reference.
US Referenced Citations (43)
Foreign Referenced Citations (21)
Number |
Date |
Country |
0183232 |
Jun 1986 |
EP |
0214451 |
Mar 1987 |
EP |
0373672 |
Jun 1990 |
EP |
0392895 |
Oct 1990 |
EP |
0447856 |
Sep 1991 |
EP |
0489204 |
Jun 1992 |
EP |
59-29448 |
Feb 1984 |
JP |
62-117633 |
Jun 1987 |
JP |
63-206852 |
Aug 1988 |
JP |
1-161469 |
Jun 1989 |
JP |
1-273296 |
Nov 1989 |
JP |
1-298600 |
Dec 1989 |
JP |
2-89555 |
Jul 1990 |
JP |
2-241060 |
Sep 1990 |
JP |
2-289997 |
Nov 1990 |
JP |
2-310786 |
Dec 1990 |
JP |
3-014272 |
Jan 1991 |
JP |
3-078195 |
Apr 1991 |
JP |
3-187263 |
Aug 1991 |
JP |
3-229955 |
Oct 1991 |
JP |
3-250495 |
Nov 1991 |
JP |
Non-Patent Literature Citations (8)
Entry |
EDN Electrical Design News, vol. 28, No. 21, Oct. 13, 1983, pp. 177-188. |
Patent Abstracts of Japan, vol. 14, No. 542, Sep. 4, 1990, p. 1137. |
Electronic Engineering, vol. 63, No. 775, Jul. 1991, p. 49. |
IBM Technical Disclosure Bulletin, Vo. 32, No. 10B, “Method of Reducing DRAM Power Dissipation with Segmented Bitlines,” pp. 141, 142. |
Hitachi IC Memory Data Book 1, Sep. 1981, p. 872. |
“Block Structures in Flash Memory” Electronic Engineering, vol. 63, No. 775, Jul. 1, 1991, p. 49. |
Morales, et al., “Adding EEPROM to ROM Expands IC Versatility,” EDN Electrical Design News., vol. 28, No. 21, (1983) p. 177. |
Ko-Min Chang, “A Modular Flash EEPROM Technology For 0.8μm High Speed Logic Circuits,” IEEE 191 Custom Integrated Circuits Conference, pp. 18.7.1-18.7.4. |
Continuations (6)
|
Number |
Date |
Country |
Parent |
09/705835 |
Nov 2000 |
US |
Child |
09/793749 |
|
US |
Parent |
09/414944 |
Oct 1999 |
US |
Child |
09/705835 |
|
US |
Parent |
09/144194 |
Aug 1998 |
US |
Child |
09/414944 |
|
US |
Parent |
08/788198 |
Jan 1997 |
US |
Child |
09/144194 |
|
US |
Parent |
08/473114 |
Jun 1995 |
US |
Child |
08/788198 |
|
US |
Parent |
08/031877 |
Mar 1993 |
US |
Child |
08/473114 |
|
US |