1. Field of the Invention
The present invention relates generally to the fields of semiconductor manufacturing. More specifically, the present invention relates to a semiconductor wafer or glass substrate processing system comprising a double dual slot load lock and uses thereof.
2. Description of the Related Art
The need for greater throughput and yield in the manufacture of semiconductor devices has driven the development and use of more highly automated wafer processing machines. Also, the desire to minimize wafer particulate contamination during processing has led to the use of vacuum load locks and wafer transport mechanisms which operate in vacuum.
In continuous throughput systems, wafers must be introduced into the vacuum chamber through a load lock in order to prevent exposing the vacuum condition in the chamber to the air outside the chamber. When a wafer is to be loaded into the chamber, the inner closure means, such as a sealing plate, is activated to seal the inner side of the opening, and then the outer closure means, such as a sealing door, is opened. Next the door is opened, a wafer is inserted through the opening, and the door is again closed. The load lock chamber now containing the wafer is pumped down to contain an atmosphere compatible with the atmosphere in the processing vacuum chamber, and then the inner sealing plate is moved away from the opening to expose the wafer for processing in the main vacuum chamber. To increase the throughout, some systems employ two load lock chambers so that processing of wafers can continue uninterrupted by a delay caused by the need to open, empty, reload and re-equilibrate a single load lock chamber.
Despite the increased vacuum isolation, the state-of-the-art systems typically have difficulty providing commercially acceptable throughput for high vacuum processes. Presently, typical load lock chambers employ sliding or rotating valves to isolate a single wafer. Such load locks require a pumpdown cycle for each wafer processed and thus inhibit throughput. In addition, the load locks are typically in-line devices; that is, wafers pass in a straight line through the load lock. This substantially contributes to the overall width of the wafer processing machine. Furthermore, in the prior art designs, mechanical feedthroughs, which are used to transmit motion through a vacuum seal, have not been adequate to the task of simultaneously operating a load lock valve and indexing an internal wafer cassette.
Therefore, the prior art is deficient in the lack of effective system/means of processing substrates in a high throughput fashion and meanwhile minimizing particulate contamination during processing. Specifically, the prior art is deficient in the lack of a highly automated substrate processing system comprising double dual slot load locks constructed at one body. The present invention fulfills this long-standing need and desire in the art.
In one aspect of the present invention, there is provided herein a double dual slot load lock chamber. The double dual slot load lock chamber includes two isolated load lock regions that are vertically stacked and share a common wall, wherein each isolated load lock region comprises two substrate slots.
In another aspect of the present invention, there is provided a substrate processing system, which comprises a cassette load station; a load lock chamber; a centrally located transfer chamber; and one or more process chambers located about the periphery of the transfer chamber. In this system, the load lock chamber comprises two dual slot load locks constructed at same location.
In another aspect of the present invention, there is provided a method of processing substrates in the system disclosed herein for semiconductor manufacturing. This method comprises the following steps: first, moving substrates from the cassette load station to the transfer chamber through the load lock chamber; secondly, transferring the substrates from the transfer chamber to the process chambers; thirdly, processing the substrates in the process chambers; and lastly, unloading the processed substrates from the process chambers to the same cassette load station through the same load lock chamber. In this method, one load lock is in a vacuum condition and the other load lock is in an atmospheric/venting condition at the same time.
Other and further aspects, features, and advantages of the present invention will be apparent from the following description of the embodiments of the invention given for the purpose of disclosure.
So that the manner in which the above recited features, advantages and objects of the invention, as well as others which will become clear, are attained and can be understood in detail, more particular descriptions of the invention, briefly summarized above may be had by reference to certain embodiments thereof which are illustrated in the appended drawings. These drawings form a part of the specification. It is to be noted, however, that the appended drawings illustrate embodiments of the invention and therefore are not to be considered limiting in their scope.
Provided herein is a semiconductor wafer processing system, comprising a cassette load station 101, load lock chamber 102, a central transfer chamber 103, one or more process chambers 104, a heat chamber 105, and control towers and gas chamber 106 (
The load lock chamber 102 is provided for transferring wafers between the transfer chamber 103, which is typically at high vacuum, and the outside, typically a clean room at atmospheric pressure. The central transfer chamber 103 is provided with a vacuum transfer robot located therein for transferring wafers between the load lock chamber 102 and the process chambers 104/heat chamber 105, which are located about the periphery of the transfer chamber 103.
Specifically, the load lock chamber 102 comprises double dual slot load lock constructed at one body (i.e., one location, in one chamber). Each load lock has dual slot load lock (DSL) function: upper slot for loading pre-processed substrate from cassette load station 101 (atmospheric side); and lower slot for unloading processed substrate to cassette load station 101 (atmospheric side). In most cases, the substrate is a wafer or a glass substrate.
Substrates are loaded/unloaded by both vacuum robot and atmospheric robot. Vacuum robot in the central transfer chamber 103 passes substrates through slit valves in the various connected processing chambers 104 or heater chamber 105 and retrieves them after processing in the chambers is complete. Access between the individual process chambers 104 and between the transfer chamber 103 and the load lock chamber 102 is via flip door type slit valves which selectively isolate the process chambers 104 or heat chamber 105 from the robot (in transfer chamber 103) and the robot from the load lock chamber 102. However, the load lock chamber at the atmospheric side may have other than flip door type slit valves. Other doors may also be used to separate the vacuum condition in the load lock chamber from the atmospheric condition outside the chamber.
This system configuration permits processing in one or more chambers while wafers are being loaded or unloaded at other process chambers or at the load lock chamber 102 and permits wafer transfer from one processing chamber to another via the transfer chamber 103. Different processes may be simultaneously performed on different substrates at different process chambers. Each wafer which is dispensed from load lock may be stepped through the same process steps to produce the same type of wafer. Alternatively, different wafers from the same load lock may be programmed to undergo a different ‘recipe” involving different steps and/or process times, such that different types of wafers are produced.
Specifically, the vacuum robot 118 was operated by Z-drive 117 in an up-and-down motion. The Z-drive shaft is a vacuum seal constructed in chambers with nitrogen purge and vacuum at the same time.
The above-disclosed system can be used for processing substrates for semiconductor manufacturing. In more specific detail, pre-processed substrates are loaded into the upper slot 120 via opening 110 in one of the load locks from the cassette load station (
After processing in the chambers is complete, the processed substrates are then unloaded from the lower slot 124 in one of the load locks to the cassette load station (
The double dual slot load lock (DDSL) system disclosed herein provides several advantages in comparison with traditional one DSL system, such as AKT5500 or AKT stretch (
Another advantage of using the presently disclosed double dual slot load lock system is its compact size. The double dual slot load lock system requires narrower atmospheric cassette load station than two DSL systems. For grand transportation, there is an equipment size limitation of approximate 3.0 m in dimension. In one embodiment of the double dual slot load lock system, the transfer chamber is designed in a shape of heptagon and the maximum process chamber quantity is 5. To meet the same size requirement, for two DSL systems, the maximum process chamber quantity would be 3.
Therefore, a substrate processing system is hereby provided, which comprises a cassette load station 101, a load lock chamber 102, a transfer chamber 103, and one or more process chambers 104. The transfer chamber 103 is centrally located, and the multiple process chambers 104 are located about the periphery of the transfer chamber 103. The load lock chamber 102 comprises two dual slot load lock 108, 109 constructed at one location.
Specifically, each dual slot load lock 108, 109 has a heating plate and a cooling plate 125 located in different slots. The heating plate is a stationary plate or moving plate operated by Z-drive, and can heat the temperature up to 400° C. during pumping. Similarly, the cooling plate 125 is a stationary plate or moving plate operated by Z-drive, and can cool the temperature down from about 350° C. to about 80° C. during venting. More specifically, the cooling is achieved by water or by venting using nitrogen gas mixed with helium.
The substrate processing system described herein may further comprise a vacuum robot 118, which is located in the transfer chamber 103 for transferring substrates. The vacuum robot 118 is operated by Z-drive 117. Still, the system may further comprise a flip type door located between the cassette load station 101 and the load lock chamber 102. Flip type slit valves 113 may also be constructed between the load lock chamber 102 and the transfer chamber 103. Such slit valves are closed from atmospheric side and always operated below substrate transferring plane to reduce particle exposure. Still yet, the substrate processing system may further comprise filter diffusers vents 133, which are located in the both dual slot load locks to prevent particle generation.
Further provided is a method of processing substrates using the above-disclosed system for semiconductor manufacturing. This method comprises the steps of moving substrates from the cassette load station to the transfer chamber through the load lock chamber; transferring the substrates from the transfer chamber to the process chambers; processing the substrates in the process chambers; and unloading the processed substrates from the process chambers to the cassette load station through the load lock chamber. In this method, one of the dual slot load locks is in a vacuum condition for unloading preprocessed substrates from the load lock chamber to the transfer chamber, whereas at the same time the other dual slot load lock is in an atmospheric condition for unloading processed substrates from the load lock chamber to the cassette load station.
Furthermore, the pre-processed substrates are heated up to about 400° C. before loading to the transfer chamber. The heated substrates are then transferred to the transfer chamber by a vacuum robot which is driven by Z-drive. After processing, the processed substrates are cooled down from about 350° C. to about 80° C. before loading to the cassette load station. To increase cooling efficiency, a small amount of helium gas is supplied with nitrogen gas. Alternatively, the cooling can be achieved by water.
In this method, one load lock is in a vacuum condition and at the same time, the other load lock is in an atmospheric/venting condition. One vacuum pump is shared between the two load locks. Additionally, filter diffusers are located on both load locks to prevent particle generation. Increased vent speed may also be used to further prevent particle generation.
The system/method disclosed herein provides an improved wafer support and transport means to enable automatic and repetitive moving of individual wafers into and from load locks into, through and between processing chambers while minimizing damage and contamination of wafers. Additionally, using two dual slot load lock constructed in the same chamber increases system cost performance, i.e., minimizes system footprint and increases system throughput that was restricted by the load lock pumping/venting activity.
Any patents or publications mentioned in this specification are indicative of the levels of those skilled in the art to which the invention pertains. These patents and publications are herein incorporated by reference to the same extent as if each individual publication was specifically and individually indicated to be incorporated by reference.
One skilled in the art will readily appreciate that the present invention is well adapted to carry out the objects and obtain the ends and advantages mentioned, as well as those inherent therein. It will be apparent to those skilled in the art that various modifications and variations can be made in practicing the present invention without departing from the spirit or scope of the invention. Changes therein and other uses will occur to those skilled in the art which are encompassed within the spirit of the invention as defined by the scope of the claims.
This application is a divisional of U.S. patent application Ser. No. 11/278,318, filed Mar. 31, 2006 now U.S. Pat. No. 7,316,966 which is a divisional of U.S. patent application Ser. No. 09/957,784, filed Sep. 21, 2001, now U.S. Pat. No. 7,105,463, which claims benefit of U.S. patent application Ser. No. 09/663,862, filed Sep. 15, 2000, now abandoned. Each of the aforementioned related patent applications is herein incorporated by reference.
Number | Name | Date | Kind |
---|---|---|---|
3976330 | Babinski et al. | Aug 1976 | A |
4047624 | Dorenbos | Sep 1977 | A |
4178113 | Beaver, II et al. | Dec 1979 | A |
4311542 | Mueller et al. | Jan 1982 | A |
4512391 | Harra | Apr 1985 | A |
4680061 | Lamont, Jr. | Jul 1987 | A |
4687542 | Davis et al. | Aug 1987 | A |
4693777 | Hazano et al. | Sep 1987 | A |
4709655 | Van Mastrigt | Dec 1987 | A |
4759681 | Nogami | Jul 1988 | A |
4770590 | Hugues et al. | Sep 1988 | A |
4775281 | Prentakis | Oct 1988 | A |
4785962 | Toshima | Nov 1988 | A |
4801241 | Zajac et al. | Jan 1989 | A |
4816098 | Davis et al. | Mar 1989 | A |
4828224 | Crabb et al. | May 1989 | A |
4836733 | Hertel et al. | Jun 1989 | A |
4846102 | Ozias | Jul 1989 | A |
4857689 | Lee | Aug 1989 | A |
4863547 | Shidahara et al. | Sep 1989 | A |
4870923 | Sugimoto | Oct 1989 | A |
4895107 | Yano et al. | Jan 1990 | A |
4911103 | Davis et al. | Mar 1990 | A |
4913929 | Moslehi et al. | Apr 1990 | A |
4917556 | Stark et al. | Apr 1990 | A |
4923584 | Bramhall, Jr. et al. | May 1990 | A |
4951601 | Mayden et al. | Aug 1990 | A |
4952299 | Chrisos et al. | Aug 1990 | A |
4966519 | Davis et al. | Oct 1990 | A |
4989543 | Schmitt | Feb 1991 | A |
4990047 | Wagner et al. | Feb 1991 | A |
5001327 | Hirasawa et al. | Mar 1991 | A |
5044871 | Davis et al. | Sep 1991 | A |
5060354 | Chizinsky | Oct 1991 | A |
5131460 | Krueger | Jul 1992 | A |
5186718 | Tepman et al. | Feb 1993 | A |
5187115 | Coleman | Feb 1993 | A |
5199483 | Bahng | Apr 1993 | A |
5202716 | Tateyama et al. | Apr 1993 | A |
5224809 | Maydan et al. | Jul 1993 | A |
5227708 | Lowrance | Jul 1993 | A |
5248370 | Tsui et al. | Sep 1993 | A |
5252807 | Chizinsky | Oct 1993 | A |
5254170 | Devilbiss et al. | Oct 1993 | A |
5259881 | Edwards et al. | Nov 1993 | A |
5259883 | Yamabe et al. | Nov 1993 | A |
5261935 | Ishii et al. | Nov 1993 | A |
5288379 | Namiki et al. | Feb 1994 | A |
5292393 | Maydan et al. | Mar 1994 | A |
5352294 | White et al. | Oct 1994 | A |
5355066 | Lowrance | Oct 1994 | A |
5376212 | Saiki | Dec 1994 | A |
5404894 | Shiraiwa | Apr 1995 | A |
5421889 | Pollock et al. | Jun 1995 | A |
5443346 | Murata et al. | Aug 1995 | A |
5445484 | Kato et al. | Aug 1995 | A |
5447409 | Grunes et al. | Sep 1995 | A |
5464313 | Ohsawa | Nov 1995 | A |
5469035 | Lowrance | Nov 1995 | A |
5470784 | Coleman | Nov 1995 | A |
5474410 | Ozawa et al. | Dec 1995 | A |
5512320 | Turner et al. | Apr 1996 | A |
5516732 | Flegal | May 1996 | A |
5536128 | Shimoyashiro et al. | Jul 1996 | A |
5562383 | Iwai et al. | Oct 1996 | A |
5570994 | Somekh et al. | Nov 1996 | A |
5586585 | Bonora et al. | Dec 1996 | A |
5588827 | Muka | Dec 1996 | A |
5607009 | Turner et al. | Mar 1997 | A |
5609689 | Kato et al. | Mar 1997 | A |
5611655 | Fukasawa et al. | Mar 1997 | A |
5611865 | White et al. | Mar 1997 | A |
5615988 | Wiesler et al. | Apr 1997 | A |
5616208 | Lee | Apr 1997 | A |
5636964 | Somekh et al. | Jun 1997 | A |
5655277 | Galdos et al. | Aug 1997 | A |
5674786 | Turner et al. | Oct 1997 | A |
5685684 | Kato et al. | Nov 1997 | A |
5695568 | Sinha et al. | Dec 1997 | A |
5697749 | Iwabuchi et al. | Dec 1997 | A |
5700127 | Harada et al. | Dec 1997 | A |
5716207 | Mishina et al. | Feb 1998 | A |
5738767 | Coad et al. | Apr 1998 | A |
5751003 | Rose et al. | May 1998 | A |
5784799 | Kato et al. | Jul 1998 | A |
5795355 | Moran | Aug 1998 | A |
5820679 | Yokoyama et al. | Oct 1998 | A |
5855681 | Maydan et al. | Jan 1999 | A |
5855726 | Soraoka et al. | Jan 1999 | A |
5882165 | Maydan et al. | Mar 1999 | A |
5884009 | Okase | Mar 1999 | A |
5891251 | MacLeish et al. | Apr 1999 | A |
5902088 | Fairbairn et al. | May 1999 | A |
5909994 | Blum et al. | Jun 1999 | A |
5913978 | Kato et al. | Jun 1999 | A |
5933426 | Motoori | Aug 1999 | A |
5934856 | Asakawa et al. | Aug 1999 | A |
5937541 | Weigand et al. | Aug 1999 | A |
5942013 | Akimoto | Aug 1999 | A |
5944857 | Edwards et al. | Aug 1999 | A |
5951770 | Perlov et al. | Sep 1999 | A |
5954472 | Hofmeister et al. | Sep 1999 | A |
5961269 | Kroeker | Oct 1999 | A |
5997235 | Hofmeister | Dec 1999 | A |
6007675 | Toshima | Dec 1999 | A |
6016611 | White et al. | Jan 2000 | A |
6034000 | Heyder et al. | Mar 2000 | A |
6039770 | Yang et al. | Mar 2000 | A |
6042623 | Edwards | Mar 2000 | A |
6044534 | Seo et al. | Apr 2000 | A |
6048154 | Wytman | Apr 2000 | A |
6059507 | Adams | May 2000 | A |
6079693 | Ettinger et al. | Jun 2000 | A |
6082950 | Altwood et al. | Jul 2000 | A |
6086362 | White et al. | Jul 2000 | A |
6106634 | Ghanayem et al. | Aug 2000 | A |
6143083 | Yonemitsu et al. | Nov 2000 | A |
6145673 | Burrows et al. | Nov 2000 | A |
6176668 | Kurita et al. | Jan 2001 | B1 |
6193507 | White et al. | Feb 2001 | B1 |
6206176 | Blonigan | Mar 2001 | B1 |
6213704 | White et al. | Apr 2001 | B1 |
6215897 | Beer et al. | Apr 2001 | B1 |
6224680 | Toshima | May 2001 | B1 |
6235634 | White et al. | May 2001 | B1 |
6254328 | Wytman | Jul 2001 | B1 |
6270582 | Rivkin et al. | Aug 2001 | B1 |
6286230 | White et al. | Sep 2001 | B1 |
6315512 | Tabrizi et al. | Nov 2001 | B1 |
6318945 | Hofmeister | Nov 2001 | B1 |
6338626 | Saeki | Jan 2002 | B1 |
6340405 | Park | Jan 2002 | B2 |
6382895 | Konishi et al. | May 2002 | B1 |
6410455 | Kuribayashi et al. | Jun 2002 | B1 |
6435868 | White et al. | Aug 2002 | B2 |
6450750 | Heyder et al. | Sep 2002 | B1 |
6486444 | Fairbairn et al. | Nov 2002 | B1 |
6503365 | Kim et al. | Jan 2003 | B1 |
6517303 | White et al. | Feb 2003 | B1 |
6558509 | Kraus et al. | May 2003 | B2 |
6568552 | Tabrizi et al. | May 2003 | B1 |
6568899 | Kuribayashi et al. | May 2003 | B1 |
6602797 | Kuribayashi et al. | Aug 2003 | B2 |
6609869 | Aggarwal et al. | Aug 2003 | B2 |
6610150 | Savage et al. | Aug 2003 | B1 |
6647665 | Tabrizi et al. | Nov 2003 | B1 |
6949143 | Kurita et al. | Sep 2005 | B1 |
7105463 | Kurita et al. | Sep 2006 | B2 |
20010041120 | Hofmeister | Nov 2001 | A1 |
20020034886 | Kurita et al. | Mar 2002 | A1 |
20020137346 | Donaldson et al. | Sep 2002 | A1 |
Number | Date | Country |
---|---|---|
0 359 525 | Mar 1990 | EP |
0 607 797 | Jul 1994 | EP |
0 608 620 | Aug 1994 | EP |
0 608 633 | Aug 1994 | EP |
0 684 630 | Nov 1995 | EP |
0 756 316 | Jan 1997 | EP |
0 935 279 | Aug 1999 | EP |
64-028933 | Jan 1989 | JP |
02-152251 | Jun 1990 | JP |
03 136345 | Jun 1991 | JP |
03-274746 | Dec 1991 | JP |
04-098848 | Mar 1992 | JP |
04-240721 | Aug 1992 | JP |
05-013551 | Jan 1993 | JP |
05 179447 | Jul 1993 | JP |
05-283500 | Oct 1993 | JP |
06-104326 | Apr 1994 | JP |
06-156624 | Jun 1994 | JP |
06-163505 | Jun 1994 | JP |
07 86169 | Mar 1995 | JP |
07 96169 | Mar 1995 | JP |
08-176827 | Jul 1996 | JP |
08 264452 | Oct 1996 | JP |
10 107126 | Apr 1998 | JP |
10-149992 | Jun 1998 | JP |
2000-150395 | May 2000 | JP |
00 195925 | Jul 2000 | JP |
2000-200755 | Jul 2000 | JP |
WO 9730465 | Aug 1997 | WO |
WO 9913504 | Mar 1999 | WO |
WO 9918603 | Apr 1999 | WO |
WO 9919530 | Apr 1999 | WO |
WO 9931714 | Jun 1999 | WO |
WO 9959928 | Nov 1999 | WO |
WO 9960609 | Nov 1999 | WO |
WO 9960610 | Nov 1999 | WO |
WO 9960611 | Nov 1999 | WO |
WO 9960612 | Nov 1999 | WO |
WO-9960609 | Nov 1999 | WO |
WO 9961350 | Dec 1999 | WO |
Entry |
---|
Notice of Reasons for Rejection in JP Application No. P2002-527550 dated Jun. 3, 2008, 3 pages. |
Office Action dated Dec. 5, 2007 of the counterpart Korean application No. 10-2007-7006250 from the Korean Foreign Patent Office. |
European Patent Office Examination Report dated Jun. 3, 2008 for Application No. 01971084.7. |
Iscoff, R., “Dry Etching Systems: Gearing Up for Larger Wafers,” Semiconductor International, Oct. 85, pp. 49-60. |
Declaration of Thomas B. Brezocsky, dated Jan. 29, 1999. |
EPO Communication dated Nov. 10, 2006, for EP Application No. 01971084.7. |
Office Action dated May 9, 2007 of the counterpart foreign application from Korean Foreign Patent Office. |
Decision of Patent Opposition by Taiwan Patent Office in application No. 090122796P01 dated Aug. 3, 2005. |
Japanese Office Action, Japanese Application No. 2002-527550, dated Nov. 4, 2008. |
Translation of the Appeal Decision dated Jul. 20, 2010 for Japanese Patent Application No. 2002-527550. |
Number | Date | Country | |
---|---|---|---|
20080044259 A1 | Feb 2008 | US |
Number | Date | Country | |
---|---|---|---|
Parent | 11278318 | Mar 2006 | US |
Child | 11926720 | US | |
Parent | 09957784 | Sep 2001 | US |
Child | 11278318 | US |