Digh Hisamoto et al.: “FinFet—A Self-Aligned Double-Gate Mosfet Scalable to 20 nm.” IEEE Transactions on Electron Devices, vol. 47, No. 12, Dec. 2000, pp. 2320-2325. |
Yang-Kyu Choi et al.: “Sub-20nm CMOS Fin Fet Technologies,” 0-7803-5410-9/99 IEEE, Mar. 2001, 4 pages. |
Xuejue Huang et al.: “Sub-50 nm P-Channel Fin Fet,” IEEE Transactions on Electron Devices, vol. 48, No. 5, May 2001, pp. 880-886. |
Yang-Kyu Choi et al.: “Nanoscale CMOS Spacer FinFET for the Terabit Era,” IEEE Electron Device Letters, vol. 23, No. 1, Jan. 2002, pp. 25-27. |
Xuejue Huang et al.: “Sub 50-nm FinFet: PMOS,” 0-7803-7050-3/01 IEEE, Sep. 1999 4 pages. |