Hung Chang Lin and Wesley N. Jones, Transactions on Electron Devices, "Computer Analysis of the Double-Diffused MOS Transistor for Integrated Circuits", vol. ED-20, No. 3, Mar. 1973, pp. 275-282. |
Lee et al., IEDM Technical Digest, International Electron Devices Meeting, Washington, DC, Dec. 5-8, 1993, "Room Temperature 0.1.mu.m CMOS Technology with 11.8 ps Gate Delay", pp. 6.5.1-6.5.4. |
Kuroi et al., IEDM Technical Digest, International Electron Devices Meeting, San Francisco, CA, Dec. 11-14, 1994, "O.15.mu.m CMOS Process for High Performance and High Reliability", pp. 4.1.1-4.1.4. |